

16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE

FEATURES

- 0 to 1-MHz Sample Rate
- ±0.4 LSB Typ, ±0.65 LSB Max INL
- ±0.3 LSB Typ, ±0.5 LSB Max DNL
- 16-Bit NMC Ensured Over Temperature

Burr-Brown Products

from Texas Instruments

- ±0.1-mV Offset Error
- ±0.05-PPM/°C Offset Error Drift
- ±0.035 %FSR Gain Error
- ±0.4-PPM/°C Gain Error Drift
- 95dB SNR, -120dB THD, 123dB SFDR
- Zero Latency
- Low Power: 225 mW at 1 MSPS
- Unipolar Differential Input Range: V_{ref} to –Vref
- Onboard Reference with 6 PPM/°C Drift
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Wide Digital Supply 2.7 V to 5.25 V
- 8-/16-Bit Bus Transfer
- 48-Pin 7x7 QFN Package

APPLICATIONS


- Medical Instruments
- Optical Networking
- Transducer Interface
- High Accuracy Data Acquisition Systems
- Magnetometers

DESCRIPTION

The ADS8472 is an 16-bit, 1-MSPS A/C converter with an internal 4.096-V reference and a pseudo-bipolar, fully differential input. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8472 offers a full 16-bit interface or an 8-bit bus option using two read cycles.

The ADS8472 is available in a 48-lead 7x7 QFN package and is characterized over the industrial –40°C to 85°C temperature range.

TYPE/SPEED	500 kHz	~600 kHz	750 kHz	1 MHz	1.25 MHz	2 MHz	3 MHz	4MHz
40 Dit Decude Diff	ADS8383	ADS8381		ADS8481				
18-Bit Pseudo-Diff		ADS8380 (s)						
18-Bit Pseudo-Bipolar, Fully Diff		ADS8382 (s)		ADS8482				
	ADS8327	ADS8370 (s)	ADS8371	ADS8471	ADS8401	ADS8411		
16-Bit Pseudo-Diff	ADS8328	ADS8372 (s)			ADS8405	ADS8410 (s)		
				ADS8472	ADS8402	ADS8412		ADS8422
16-Bit Pseudo-Bipolar, Fully Diff					ADS8406	ADS8413 (s)		
14-Bit Pseudo-Diff					ADS7890 (s)		ADS7891	
12-Bit Pseudo-Diff				ADS7886		ADS7883		ADS7881



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ΔÀ

HIGH SPEED SAR CONVERTER FAMILY





ORDERING INFORMATION⁽¹⁾

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPER-ATURE RANGE	ORDERING INFORMATION	TRANS-PORT MEDIA QTY.	
ADS84721	±1	±0.75	16	7x7 48 Pin RGZ	7x7 48 Pin	–40°C to 85°C	ADS8472IRGZT	Tape and reel 250	
AD364721	ΞI	±0.75	10	QFN	RGZ	-40 C 10 85 C	ADS8472IRGZR	Tape and reel 1000	
ADS8472IB	10.05	10.5	10	7x7 48 Pin		8 Pin	40%C to 05%C	ADS8472IBRGZT	Tape and reel 250
AD36472IB	±0.65	±0.5	16	QFN	RGZ	–40°C to 85°C	ADS8472IBRGZR	Tape and reel 1000	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
		+IN to AGND	-0.4 to +VA + 0.1	V
		-IN to AGND	-0.4 to +VA + 0.1	V
	Voltage	+VA to AGND	–0.3 to 7	V
		+VBD to BDGND	–0.3 to 7	V
		+VA to +VBD	-0.3 to 2.55	V
	Digital input voltage to BDGND		-0.3 to +VBD + 0.3	V
	Digital output voltage to BDGNE)	-0.3 to +VBD + 0.3	V
T _A	Operating free-air temperature r	ange	-40 to 85	°C
T _{stg}	Storage temperature range		-65 to 150	°C
	Junction temperature (T _J max)		150	°C
		Power dissipation	$(T_JMax - T_A)/\theta_{JA}$	
	QFN package	θ _{JA} thermal impedance	22	°C/W
	Lood tomporpture coldering	Vapor phase (60 sec)	215	°C
	Lead temperature, soldering	Infrared (15 sec)	220	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SPECIFICATIONS

 $T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C, \text{ +VA} = 5 \text{ V}, \text{ +VBD} = 3 \text{ V or } 5 \text{ V}, \text{ } V_{ref} = 4.096 \text{ V}, \text{ } f_{SAMPLE} = 1 \text{ MSPS} \text{ (unless otherwise noted)}$

PARAMET	PARAMETER		MIN	TYP	MAX	UNIT
ANALOG INPUT		I				
Full-scale input voltage ⁽¹⁾		+IN - (-IN)	-V _{ref}		V _{ref}	V
bsolute input voltage		+IN	-0.2		V _{ref} + 0.2	V
Absolute input voltage	bolite input voltage		-0.2		V _{ref} + 0.2	v
Common-mode input range			(V _{ref})/2 - 0.2	(V _{ref})/2	$(V_{ref})/2 + 0.2$	V
Input capacitance				65		pF
Input leakage current				1		nA
SYSTEM PERFORMANCE						
Resolution				16		Bits
	ADS8472I		16			Dite
No missing codes	ADS8472IB		16			Bits
late and line a site (2)	ADS8472I		-1	±0.4	1	LSB
Integral linearity (2)	ADS8472IB		-0.65	±0.4	0.65	(16 bit) ⁽³⁾
	ADS8472I		-0.75	±0.3	0.75	LSB
Differential linearity	ADS8472IB		-0.5	±0.3	0.5	(16 bit)
Offset error ⁽⁴⁾	ADS8472I		-0.5	±0.1	0.5	
	ADS8472IB		-0.5	±0.1	0.5	mV
Offect error temperature drift	ADS8472I			±0.05		nn m/0 C
Offset error temperature drift	ADS8472IB			±0.05		ppm/°C
Gain error ^{(4) (5)}	ADS8472I	V _{ref} = 4.096 V	-0.1	±0.035	0.1	%FS
Gain enormal	ADS8472IB	V _{ref} = 4.096 V	-0.1	±0.035	0.1	%FS
Gain error temperature drift	ADS8472I			±0.4		ppm/°C
Gain erfor temperature drift	ADS8472IB			±0.4		ppin/ C
Common mode rejection ratio	· · · ·	At dc (±0.2 V around V _{ref} /2)		65		dB
Common-mode rejection ratio		+IN – (–IN) = 1 Vpp at 1 MHz		55		uБ
Noise				25		μV RMS
Power supply rejection ratio		At 1FFFFh output code		60		dB
SAMPLING DYNAMICS						
Conversion time				625	650	ns
Acquisition time			320	350		ns
Throughput rate					1	MHz
Aperture delay				4		ns
Aperture jitter				5		ps
Step response				150		ns
Over voltage recovery				150		ns

Ideal input span, does not include gain or offset error.
 This is endpoint INL, not best fit.

(3) LSB means least significant bit
 (4) Measured relative to an ideal full-scale input [+IN - (-IN)] of 8.192 V

(5) This specification does not include the internal reference voltage error and drift.

SPECIFICATIONS (Continued)

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1$ MSPS (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAMIC CHARACTERISTICS							
	ADS8472I			-120	-120		
	ADS8472IB	V _{IN} = 8 V _{pp} at 2 kHz		-121			
Total harmonic distortion (TUD)(1)	ADS84721	V 8.V at 20 kl la		-105		dB	
Total harmonic distortion (THD) ⁽¹⁾	ADS8472IB	- V _{IN} = 8 V _{pp} at 20 kHz		-110		αв	
	ADS84721			-100			
	ADS8472IB	- V _{IN} = 8 V _{pp} at 100 kHz		-103			
	ADS8472I		94	95.1			
Signal to noise ratio (SNR) ⁽¹⁾	ADS8472IB	V _{IN} = 8 V _{pp} at 2 kHz	94	95.3			
	ADS8472I	V 8.V at 20 kl la		95		dB	
	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 20 kHz		95.1			
	ADS84721	V _{IN} = 8 V _{pp} at 100 kHz		93			
	ADS8472IB	VIN = 8 Vpp at 100 kHz		94.5			
	ADS8472I	$\mathcal{V} = \mathcal{R} \mathcal{V}$ at 2 kHz	94	95			
	ADS8472IB	V _{IN} = 8 V _{pp} at 2 kHz	94	95.2		dB	
Signal to noise + distortion (SINAD) ⁽¹⁾	ADS84721	- V _{IN} = 8 V _{pp} at 20 kHz		94.5			
Signal to hoise + distortion (SINAD)	ADS8472IB	$v_{\rm IN} = 0 v_{\rm pp}$ at 20 kHz		95			
	ADS84721			92			
	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 100 kHz		94			
	ADS8472I	V = R V at 2 kHz		120			
	ADS8472IB	$-V_{IN} = 8 V_{pp}$ at 2 kHz		123			
Spurious free dynamic range (SFDR) ⁽¹⁾	ADS8472I	V = 8 V at 20 kHz		107		dB	
Spundus nee dynamic range (SFDR)("	ADS8472IB	V _{IN} = 8 V _{pp} at 20 kHz		113			
	ADS8472I	V = 8 V at 100 kHz		102			
	ADS8472IB	- V _{IN} = 8 V _{pp} at 100 kHz		105			
-3dB Small signal bandwidth				15		MHz	

(1) Calculated on the first nine harmonics of the input frequency.

SPECIFICATIONS (Continued)

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 1$ MSPS (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE REP	FERENCE INPUT		F			
Reference volta	age at REFIN, V _{ref}		3.0	4.096	+VA – 0.8	V
Reference resis	stance ⁽¹⁾			500		kΩ
Reference curre	ent drain	f _s = 1 MHz			1	mA
INTERNAL RE	FERENCE OUTPUT		F			
Internal referen	ce start-up time	From 95% (+VA), with 1-µF storage capacitor			120	ms
Reference volta	age range, V _{ref}	I _O = 0	4.081	4.096	4.111	V
Source current		Static load			10	μA
Line regulation		+VA = 4.75 V ~ 5.25 V		60		μV
Drift		I _O = 0		±6		PPM/°C
DIGITAL INPU	T/OUTPUT					
Logic family –C	MOS					
	V _{IH}	I _{IH} = 5 μA	+VBD – 1		+VBD + 0.3	
	V _{IL}	I _{IL} = 5 μA	-0.3		0.8	V
Logic level	V _{OH}	I _{OH} = 2 TTL loads	+VBD - 0.6			v
	V _{OL}	I _{OL} = 2 TTL loads				
Data format – S	Straight Binary					
POWER SUPP	LY REQUIREMENTS		· · · ·			
Power supply	+VBD		2.7	3.3	5.25	V
voltage	+VA		4.75	5	5.25	V
Supply current ⁽²⁾		f _s = 1 MHz		45	50	mA
Power dissipation ⁽²⁾		f _s = 1 MHz		225	250	mW
TEMPERATUR	ERANGE					
Operating free-	air		-40		85	°C

(1) Can vary ±20%

(2) This includes only +VA current. +VBD current is typical 1 mA with 5 pF load capacitance on all output pins.

TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA =+VBD = 5 V $^{(1)(2)(3)}$

	PARAMETER	MIN	TYP	MAX	UNIT
t _(CONV)	Conversion time		625	650	ns
t _(ACQ)	Acquisition time	320	350		ns
t _(HOLD)	Sample capacitor hold time			25	ns
t _{pd1}	CONVST low to BUSY high			40	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low			15	ns
t _{pd3}	Propagation delay time, start of convert state to rising edge of BUSY			15	ns
t _{w1}	Pulse duration, CONVST low	40			ns
t _{su1}	Setup time, CS low to CONVST low	20			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	t _(ACQ) min			ns
t _{w4}	Pulse duration, BUSY signal high			650	ns
t _{h1}	Hold time, first data bus transition (\overline{RD} low, or \overline{CS} low for read cycle, or BYTE input changes) after \overline{CONVST} low	40			ns
t _{d1}	Delay time, \overline{CS} low to \overline{RD} low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
t _{w5}	Pulse duration, RD low	50			ns
t _{en}	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid			20	ns
t _{d2}	Delay time, data hold from RD high	5			ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	10		20	ns
t _{w6}	Pulse duration, RD high	20			ns
t _{w7}	Pulse duration, CS high	20			ns
t _{h2}	Hold time, last \overline{RD} (or \overline{CS} for read cycle) rising edge to \overline{CONVST} falling edge	50			ns
t _{pd4}	Propagation delay time, BUSY falling edge to next \overline{RD} (or \overline{CS} for read cycle) falling edge	0			ns
t _{d4}	Delay time, BYTE edge to edge skew	0			ns
t _{su3}	Setup time, BYTE transition to RD falling edge	10			ns
t _{h3}	Hold time, BYTE transition to RD falling edge	10			ns
t _{dis}	Disable time, RD high (CS high for read cycle) to 3-stated data bus			20	ns
t _{d5}	Delay time, BUSY low to MSB data valid delay			0	ns
t _{d6}	Delay time, \overline{CS} rising edge to BUSY falling edge	50			ns
t _{d7}	Delay time, BUSY falling edge to \overline{CS} rising edge	50			ns
t _{su5}	BYTE transition setup time, from BYTE transition to next BYTE transition.	50			ns
t _{su(ABORT)}	Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when CS = 0 and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort).	60		550	ns

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2. (2) See timing diagrams. (3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.


TIMING CHARACTERISTICS


All specifications typical at -40° C to 85° C, +VA = 5 V + VBD = 3 V (1)(2)(3)

	PARAMETER	MIN	TYP	MAX	UNIT
t _(CONV)	Conversion time		625	650	ns
t _(ACQ)	Acquisition time	320	350		ns
t _(HOLD)	Sample capacitor hold time			25	ns
t _{pd1}	CONVST low to BUSY high			40	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low			25	ns
t _{pd3}	Propagation delay time, start of convert state to rising edge of BUSY			25	ns
t _{w1}	Pulse duration, CONVST low	40			ns
t _{su1}	Setup time, CS low to CONVST low	20			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	t _(ACQ) min			ns
t _{w4}	Pulse duration, BUSY signal high			650	ns
t _{h1}	Hold time, first data bus transition (\overline{RD} low, or \overline{CS} low for read cycle, or BYTE input changes) after \overline{CONVST} low	40			ns
t _{d1}	Delay time, CS low to RD low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
t _{w5}	Pulse duration, RD low	50			ns
t _{en}	Enable time, \overline{RD} low (or \overline{CS} low for read cycle) to data valid			30	ns
t _{d2}	Delay time, data hold from RD high	5			ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	10		30	ns
t _{w6}	Pulse duration, RD high	20			ns
t _{w7}	Pulse duration, CS high	20			ns
t _{h2}	Hold time, last \overline{RD} (or \overline{CS} for read cycle) rising edge to \overline{CONVST} falling edge	50			ns
t _{pd4}	Propagation delay time, BUSY falling edge to next \overline{RD} (or \overline{CS} for read cycle) falling edge	0			ns
t _{d4}	Delay time, BYTE edge to edge skew	0			ns
t _{su3}	Setup time, BYTE transition to RD falling edge	10			ns
t _{h3}	Hold time, BYTE transition to RD falling edge	10			ns
t _{dis}	Disable time, RD high (CS high for read cycle) to 3-stated data bus			30	ns
t _{d5}	Delay time, BUSY low to MSB data valid delay			0	ns
t _{d6}	Delay time, CS rising edge to BUSY falling edge	50			ns
t _{d7}	Delay time, BUSY falling edge to \overline{CS} rising edge	50			ns
t _{su5}	BYTE transition setup time, from BYTE transition to next BYTE transition.	50			ns
t _{su(ABORT)}	Setup time from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when CS = 0 and $\overline{\text{CONVST}}$ are used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort).	70		550	ns

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2. (2) See timing diagrams. (3) All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.

PIN ASSIGNMENTS





NC - No internal connection

NOTE: The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

TERMINAL FUNCTIONS


NAME	NO	I/O		DESCRIPTION	
AGND	8, 9, 17, 20, 23, 24, 26, 27	Ι	Analog ground		
BDGND	2, 37	-	Digital ground for bus interface	digital supply	
BUSY	48	0	Status output. High when a con	version is in progress.	
BYTE	3	Ι	Byte select input. Used for 8-bit 0: No fold back 1: Low byte D[9:2] of the 16 mo		byte of the 16 most significant pins DB[17:10].
CONVST	4	Ι	Convert start. The falling edge	of this input ends the acquisition period	and starts the hold period.
CS	6	Ι	Chip select. The falling edge of	this input starts the acquisition period.	
			8	-BIT BUS	16-BIT BUS
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0
DB15	28	0	D15 (MSB)	D7	D15(MSB)
DB14	29	0	D14	D6	D14
DB13	30	0	D13	D5	D13
DB12	31	0	D12	D4	D12
DB11	32	0	D11	D3	D11
DB10	33	0	D10	D2	D10
DB9	34	0	D9	All ones	D9
DB8	35	0	D8	All ones	D8
DB7	38	0	D7	All ones	D7
DB6	39	0	D6	All ones	D6
DB5	40	0	D5	All ones	D5
DB4	41	0	D4	All ones	D4
DB3	42	0	D3	All ones	D3

TERMINAL FUNCTIONS (continued)

NAME	NO	I/O		DESCRIPTION				
DB2	43	0	D2	All ones	D2			
DB1	44	0	D1	All ones	D1			
DB0	45	0	D0 (LSB)	All ones	D0 (LSB)			
–IN	19	I	Inverting input channe	el				
+IN	18	I	Noninverting input ch	annel				
NC	15, 46, 47		No connection	o connection				
REFIN	13	I	Reference input					
REFOUT	14	0	Reference output. Ad	d 1-μF capacitor between the REF0	OUT pin and REFM pin when internal reference is used.			
REFM	11, 12	I	Reference ground					
RD	5	I		ynchronization pulse for the parallel output. When $\overline{\text{CS}}$ is low, this serves as output enable and puts the previous prversion results on the bus.				
+VA	7, 10, 16, 21, 22, 25	_	Analog power supplie	analog power supplies, 5-V DC				
+VBD	1, 36	-	Digital power supply f	Digital power supply for bus				


TYPICAL CHARACTERISTICS

DC HISTOGRAM (8192 Conversion Outputs, Code Transition)














SUPPLY CURRENT

vs FREE-AIR TEM PERATURE

46

45.6

45.2

44.8

44.4

44

-40 -25 -10

Supply Current - mA


+VA = 5 V,

+VBD = 5 V.

f_s = 1 MSPS,


V_{ref} = 4.096 V

INTERNAL REFERENCE VOLTAGE VS FREE-AIR TEMPERATURE





SUPPLY CURRENT vs SUPPLY VOLTAGE



DC HISTOGRAM

(8192 Conversion Outputs, Center

5

20 35


 T_A - Free-Air Temperature - $^{\circ}C$


Figure 5.

50 65


80





















TYPICAL CHARACTERISTICS (continued)

TIMING DIAGRAMS



[†]Signal internal to device

Figure 32. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Toggling




TYPICAL CHARACTERISTICS (continued)

[†]Signal internal to device

Figure 33. Timing for Conversion and Acquisition Cycles With CS Toggling, RD Tied to BDGND







[†]Signal internal to device

Figure 34. Timing for Conversion and Acquisition Cycles With CS Tied to BDGND, RD Toggling

t_{h1}

 \mathbb{Z} Next D[15:8]

VZ (Next D[7:0]

t_{su5}

t_{w2} t_{w1} CONVST t_{pd2} t_{pd1} t_{w4} t_{w3} BUSY CS = 0 t_(CONV) t(CONV) t_{pd3} t_{pd3} t(HOLD) t(HOLD) t_(ACQ) SAMPLING[†] (When $\overline{CS} = 0$) t_{su(ABORT)} t_{su(ABORT)} BYTE t_{su5}

TYPICAL CHARACTERISTICS (continued)

[†]Signal internal to device

 $\overline{RD} = 0$

DB[15:8]

DB[7:0]

Figure 35. Timing for Conversion and Acquisition Cycles With CS and RD Tied to BDGND - Auto Read

D[7:0]

t_{dis}

t_{su5} ->

t_{su5}

D[15:8]

D[7:0]

t_{h1}

Previous D[7:0]

t_{d5}




Figure 36. Detailed Timing for Read Cycles

APPLICATION INFORMATION

ADS8472 TO A HIGH PERFORMANCE DSP INTERFACE

Figure 37 shows a parallel interface between the ADS8472 and a Texas instruments high performance DSP such as the TMS320C6713 using the full 16-bit bus. The ADS8472 is mapped onto the CE2 memory space of the TMS320C6713 DSP. The read and reset signals are generated by using a 3-to-8 decoder. A read operation from the address 0xA000C000 generates a pulse on the RD pin of the data converter, wheras a read operation form word address 0xA0014000 generates a pulse on the RESET/PD1 pin. The CE2 signal of the DSP acts as CS (chip select) for the converter. As the TMS320C6713 features a 32-bit external memory interface, the BYTE input of the converter can be tied permanently low, disabling the foldback of the data bus. The BUSY signal of the ADS8472 is appiled to the EXT_INT6 interrupt input of the DSP, enabling the EDMA controller to react on the falling edge of this signal and to collect the converter.




Figure 37. ADS8472 Application Circuitry




Figure 38. ADS8472 Using Internal Reference



PRINCIPLES OF OPERATION

The ADS8472 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution which inherently includes a sample/hold function. See Figure 37 for the application circuit for the ADS8472.

The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a 1 MHz throughput.

The analog input is provided to two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8472 can operate with an external reference with a range from 3.0 V to 4.2 V. The reference voltage on the input pin #13 (REFIN) of the converter is internally buffered. A clean, low noise, well-decoupled reference voltage on this pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF3240 can be used to drive this pin. A 0.1- μ F decoupling capacitor is required between REFIN and REFM pins (pin #13 and pin #12) of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter. An RC network can also be used to filter the reference voltage. A 100- Ω series resistor and a 0.1- μ F capacitor, which can also serve as the decoupling capacitor can be used to filter the reference voltage.




Figure 39. ADS8472 Using External Reference

The ADS8472 also has limited low pass filtering capability built into the converter. The equivalent circuitry on the REFIN input ia as shown in Figure 40.




Figure 40. Simplified Reference Input Circuit

The REFM input of the ADS8472 should always be shorted to AGND. A 4.096-V internal reference is included. When internal reference is used, pin 14 (REFOUT) is connected to pin 13 (REFIN) with an 0.1- μ F decoupling capacitor and 1- μ F storage capacitor between pin 14 (REFOUT) and pins 11 and 12 (REFM) (see Figure 38). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 14 (REFOUT) can be left unconnected (floating) if external reference is used.

PRINCIPLES OF OPERATION (continued)

ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array. Both +IN and -IN input has a range of -0.2 V to Vref + 0.2 V. The input span [+IN - (-IN)] is limited to $-V_{ref}$ to V_{ref} .

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8472 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input must be able to charge the input capacitance (65 pF) to an 16-bit settling level within the acquisition time (320 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 G Ω .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span [+IN - (-IN)] must be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters are used.

Care must be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting times. This may result in offset error, gain error, and linearity error which varies with temperature and input voltage.

The analog input to the converter needs to be driven with a low noise, high-speed op-amp like the THS4031. An RC filter is recommended at the input pins to low-pass filter the noise from the source. The input to the converter is a uni-polar input voltage in the range 0 to V_{ref} . The THS4031 can be used in the source follower configuration to drive the converter.




Figure 41. Single-Ended Input, Differential Output Configuration

In systems, where the input is differential, the THS4031 can be used in the inverting configuration with an additional DC bias applied to its + input so as to keep the input to the ADS8472 within its rated operating voltage range. The DC bias can be derived from the REF3220 or the REF3240 reference voltage ICs. The input configuration shown below is capable of delivering better than 97dB SNR and -103db THD at an input frequency of 100 kHz. In case band-pass filters are used to filter the input, care should be taken to ensure that the signal swing at the input of the band-pass filter is small so as to keep the distortion introduced by the filter minimal. In such cases, the gain of the circuit shown below can be increased to keep the input to the ADS8472 large to keep the SNR of the system high. Note that the gain of the system from the + input to the output of the THS4031 in such a configuration is a function of the gain of the AC signal. A resistor divider can be used to scale the output of the REF3220 or REF3240 to reduce the voltage at the DC input to THS4031 to keep the voltage at the input of the converter within its rated operating range.






Figure 42. Differential Input, Differential Output Configuration

DIGITAL INTERFACE

Timing and Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8472 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.



PRINCIPLES OF OPERATION (continued)

Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), while CS is low. The ADS8472 switches from the sample to the hold mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high immediately following CONVST going low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when \overline{CS} is tied low or starts with the falling edge of \overline{CS} when BUSY is low.

Both \overline{RD} and \overline{CS} can be high during and before a conversion with one exception (\overline{CS} must be low when \overline{CONVST} goes low to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought low in order to enable the parallel output bus with the conversion.

Reading Data

The ADS8472 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet zone requirement around the falling edge of \overline{CONVST} . This is 50 ns prior to the falling edge of \overline{CONVST} and 40 ns after the falling edge. No data read should attempted within this zone. Any other combination of \overline{CS} and \overline{RD} sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits on the bus are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY					
Full scale range	+V _{ref}						
Least significant bit (LSB)	$2 \times (+V_{ref})/65536$	BINARY CODE	HEX CODE				
+Full scale	(+V _{ref}) – 1 LSB	0111 1111 1111 1111	1FFF				
Midscale	0 V	0000 0000 0000 0000	0000				
Midscale – 1 LSB	0 V – 1 LSB	1111 1111 1111 1111	3FFF				
Zero	-V _{ref}	1000 0000 0000 0000	2000				

Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15–D0) on DB15–DB0 pins (MSB–LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) appear on pins DB15–DB8.

All of these multiword read operations can be performed with multiple active \overline{RD} (toggling) or with \overline{RD} held low for simplicity. This is referred to as the AUTO READ operation.

	DATA READ OUT				
BYTE	PINS DB15-DB8	PINS DB7–DB0			
High	D7–D0	All One's			
Low	D15–D8	D7–D0			

Table 2. Conversion Data Read Out

RESET

On power-up, internal POWER-ON RESET circuitry generates the reset required for the device. The first three conversions after power-up are used to load factory trimming data for a specific device to assure high accuracy of the converter. The results of the first three conversions are invalid and should be discarded.

The device can also be reset through the use of the combination fo \overline{CS} and \overline{CONVST} . Since the BUSY signal is held at high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter.

- Issue a CONVST when CS is low and the internal convert state is high. The falling edge of CONVST starts a
 reset.
- Issue a \overline{CS} (select the device) while the internal convert state is high. The falling edge of \overline{CS} causes a reset.

Once the device is reset, all output latches are cleared (set to zeroes) and the BUSY signal is brought low. A new sampling period is started at the falling edge of the BUSY signal immediately after the instant of the internal reset.

LAYOUT

For optimum performance, care must be taken with the physical layout of the ADS8472 circuitry.

As the ADS8472 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8472 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A $0.1-\mu$ F capacitor is recommended from pin 13 (REFIN) directly to pin 12 (REFM). REFM and AGND must be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8472 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1- μ F to 10- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors-all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 3. Power Supply Decouplin	ng Capacitor Placement
---------------------------------	------------------------

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE		
Pin pairs that require shortest path to decoupling capacitors	(7,8), (9,10), (16,17), (20,21), (22,23), (25,26)	(36,37)	
Pins that require no decoupling	24, 26	(1,2)	



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8472IBRGZT	NRND	VQFN	RGZ	48	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS 8472I B	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


RGZ 48

7 x 7, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGZ0048A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RGZ0048A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGZ0048A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated