
Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

ASNT5020-PQC DC-28Gbps/17GHz Signal Distributor 1-to-2

- High-speed broadband Data/Clock Amplifier and Distributor
- Exhibits low jitter and limited temperature variation over industrial temperature range
- One input differential signal port and two differential amplified output signal ports
- Matched phase delays for all outputs
- Fully differential CML input interface
- Fully differential CML output interfaces with 600mV single-ended swing
- Single +3.3V or -3.3V power supply
- Power consumption: 560*mW*
- Fabricated in SiGe for high performance, yield, and reliability
- Standard MLF/QFN 24-pin package



Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com

DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5020-PQC SiGe IC provides active broadband data/clock signal splitting, and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can deliver two phase-matched copies of the broadband data/clock input signal cp/cn to two high-speed differential outputs out0p/out0n, out1p/out1n. Example output data patterns at different frequencies are shown in Fig. 2, and Fig. 3.

The part's I/O's support the CML logic interface with on chip 50*Ohm* termination to vcc and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50Ohm termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 2. 25Gb/s output data pattern




Fig. 3. 28.2Gb/s output data pattern



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc).

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power Consumption		0.62	W
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TH	ERMIN	AL	D	ESCRIPTION		
Name	No.	Type				
	High-Speed I/Os					
ср	20	CML	Differential high speed data/clock inputs with internal SE 50 <i>Ohm</i>			
cn	22	input	termination to VCC			
out0p	10	CML	Differential high speed data/clock outputs with internal SE 50 <i>Ohm</i>			
out0n	8	output	termination to vcc. Require external SE 50 <i>Ohm</i> termination to vcc			
out1p	2	CML	Differential high speed data/clock outputs with internal SE 50 <i>Ohm</i>			
out1n	4	output	termination to vcc. Require external SE 50 <i>Ohm</i> termination to vcc			
Supply and Termination Voltages						
Name Description		Description	Pin Number			
vcc Positive power supply (+3.3 <i>V</i> or 0)		ver supply $(+3.3V \text{ or } 0)$	1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23			
vee	vee Negative power supply (0 <i>V</i> or -3.3 <i>V</i>)		wer supply (0V or -3.3V)	6, 12, 18, 24		
nc	Not connected		ot connected	14, 16		



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS	
General Parameters						
vee	-3.1	-3.3	-3.5	V	±6%	
VCC		0.0		V	External ground	
<i>I</i> vee		170		mA		
Power consumption		560		mW		
Junction temperature	-40	25	125	$^{\circ}C$		
HS Input Data/Clock (cp/cn)						
Data Rate	DC		28	Gbps		
Frequency	DC		17	GHz		
Swing	0.05		1.0	V	Differential or SE, p-p	
CM Voltage Level	vcc-0.8		VCC	V	Must match for both inputs	
HS Output Data/Clock (out0p/out0n, out1p/out1n)						
Data Rate						
Frequency	DC		17	GHz		
Phase mismatch			2	ps	Between any two SE outputs	
Logic "1" level		VCC		V		
Logic "0" level		vcc-0.6		V	With external 50 <i>Ohm</i> DC termination	
Rise/Fall times	13		15	ps	20%-80%	
Additive Jitter			5	ps	Peak-to-peak	
Duty cycle	45	50	55	%	For clock signal	

PACKAGE INFORMATION

The chip die is housed in a standard 24-pin QFN package shown in Fig. 4. It is recommended that the center heat slug located on the back side of the package is soldered to the **vee** plain that is ground for the positive supply or power for the negative supply.

The part's identification label is ASNT5020-PQC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.

Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com




Fig. 4. QFN 24-Pin Package Drawing (All Dimensions in mm)



Offices: 310-530-9400 / Fax: 310-530-9402

www.adsantec.com

REVISION HISTORY

Revision	Date	Changes	
2.3.2	02-2020	Updated Package Information	
2.2.2	07-2019	Updated Letterhead	
2.2.1	12-2015	Updated description section	
		Revised power supply configuration section	
		Inserted Figure 2 and 3	
		Revised absolute maximum ratings section	
2.1.1	03-2013	Added phase mismatch specifications	
		Updated description	
2.0.1	02-2013	Revised title	
		Revised description	
		Revised power supply configuration	
		Revised absolute maximum ratings	
		Revised terminal functions	
		Revised electrical characteristics	
		Revised package information	
		Format correction	
1.1	12-2012	Corrected pin out diagram	
1.0	03-2012	Initial release	