



# SLDN-12D1Ax Non-Isolated DC-DC Converter

The SLDN-12D1Ax power modules are non-isolated dc-dc converters that can deliver up to 12 A of output current. These modules operate over a wide range of input voltage ( $V_{\text{IN}} = 3$  - 14.4 VDC) and provide a precisely regulated output voltage from 0.45 VDC to 5.5 VDC, programmable via an external resistor and Power Management Bus control.

Features include a digital interface using the Power Management Bus protocol, remote On/Off, adjustable output voltage, over current and overtemperature protection. The Power Management Bus interface supports a range of commands to both control and monitor the module.

The module also includes the Tunable Loop™ feature that allows the user to optimize the dynamic response of the converter to match the load with reduced amount of output capacitance leading to savings on cost and PWB area.



# **Key Features & Benefits**

- 3-14.4 VDC Input / 0.45-5.5 VDC @ 12 A Output
- Wide Input Voltage Range
- Fixed Switching Frequency
- Power Good Signal
- Remote On/Off
- Digital interface through the Power Management Bus protocol
- Ability to Sink and Source Current
- Cost Efficient Open Frame Design
- Over Temperature Protection
- Tunable Loop<sup>TM</sup> (a registered trademark of Lineage Power Systems) to Optimize Dynamic output voltage response
- Flexible output voltage sequencing EZ-SEQUENCE
- Output overcurrent protection (non-latching)
- Wide operating temperature range [-40°C to 85°C]
- Class 2, Category 2, Non-Isolated DC/DC Converter (refer to IPC-9592A)
- Compliant to RoHS EU Directive 2002/95/EC
- Compatible in a Pb-free or SnPb reflow environment
- Certificated to UL60950-1/CSA C22.2 No.60950-1



# **Applications**

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Industrial equipment



### 1. MODEL SELECTION

MODEL NUMBER	OUTPUT VOLTAGE	INPUT VOLTAGE	MAX. OUTPUT CURRENT	MAX. OUTPUT POWER	TYPICAL EFFICIENCY
SLDN-12D1A0	0.45-5.5 VDC	3-14.4 VDC	12 A	60 W	95.4%
SLDN-12D1AL	0.45-5.5 VDC	3-14.4 VDC	12 A	60 W	95.4%

NOTE: 1. Add "R" suffix at the end of the model number to indicate tape and reel packaging (Standard).

2. Add "G" suffix at the end of the model number to indicate tray packaging (Option).

# **PART NUMBER EXPLANATION**

S	LDN -	12	D	1A	x	Υ
Mounting Type	RoHS Status	Output Current	Wide input voltage range	Output Voltage	Enable	Package Type
Surface mount	Series code	12 A	3 - 14.4 V	With sequencing	L – Active Low 0 – Active High	G - Tray package R - Tape & reel packaging

### 2. ABSOLUTE MAXIMUM RATINGS

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
Continuous non-operating Input Voltage		-0.3	-	15	V
Voltage on SEQ SYNC VS+		-	-	7	V
Voltage on CLK DATA SMBALERT terminal		-	-	3.6	V
Ambient temperature	See Thermal Considerations section	-40	-	85	°C
Storage Temperature		-55	-	125	°C
Altitude		-	-	2000	m

**NOTE:** Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

#### 3. INPUT SPECIFICATIONS

All specifications are typical at 25°C unless otherwise stated.

PARAMETER		DESCRIPTION	MIN	TYP	MAX	UNIT
Operating Input Voltage			3	-	14.4	V
Input Current (full load)		$V_{IN} = 3 V \text{ to } 14.4 V$	-	-	9	Α
Input Current (no load)	Vo = 0.6 V Vo = 5 V	$V_{\text{IN}}$ = 12 VDC, $I_{\text{O}}$ = 0, module enabled	-	52 85	-	mA mA
Input Stand-by Current		$V_{\text{IN}} = 12.0 \text{Vdc}$ , module disabled	-	6.5	-	mA
Input Reflected Ripple Current (pk-pk)		1. 5 Hz to 20 MHz, 1 $\mu$ H source impedance; $V_{IN}=0$ to 14 V, $I_O=Io$ max 2. See Test Configurations	-	400	-	mA
I <sup>2</sup> t Inrush Current Transient			-	-	1	A2s
Input Ripple Rejection (120)	Hz)		-	-55	-	dB

**CAUTION:** This converter is not internally fused. An input line fuse must be used in application.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to an integrated part of sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included; however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fast-acting fuse with a maximum rating of 6A. Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.

NOTE: Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.



# 4. OUTPUT SPECIFICATIONS

All specifications are typical at nominal input, full load at 25°C unless otherwise stated.

PARAMETER		DESCRIPTION	MIN	TYP	MAX	UNIT
Output Voltage Set Point		with 0.1% tolerance for external resistor used to set output voltage	-1.0	-	1.0	%Vo,set
Output Voltage		Over all operating input voltage, resistive load, and temperature conditions until end of life	-0.3	-	0.3	%Vo,set
Power Management Bus A Output Voltage Range	Adjustable		-25	0	25	%Vo,set
Power Management Bus ( Adjustment Step Size	Output Voltage		-	0.4	-	%Vo,set
Adjustment Range		Some output voltages may not be possible depending on the input voltage – see Feature Descriptions Section	0.6	-	5.5	V
Remote Sense Range			-	-	0.5	V
Load Regulation	V <sub>O</sub> ≥ 2.5V V <sub>O</sub> < 2.5V	Io=Io, min to Io, max	-	-	10 10	mV mV
Line Regulation	V <sub>O</sub> ≥ 2.5V V <sub>O</sub> < 2.5V	V <sub>IN</sub> =V <sub>IN, min</sub> to V <sub>IN, max</sub>	-	-	0.4 5	%Vo,set mV
Temperature Regulation		$T_{ref} = T_{A, min}$ to $T_{A, max}$	-	-	0.4	%Vo,set
Ripple and Noise(Pk-Pk)		5 Hz to 20 MHz BW, V <sub>IN</sub> = V <sub>IN</sub> , nom and	-	50	100	mV
Ripple and Noise(RMS)		$I_0 = I_{0, min}$ to $I_{0, max}$ Co = 0.1 $\mu$ F // 22 $\mu$ F ceramic capacitors)	-	20	38	mV
Output Current Range		in either sink or source mode	0	-	12	Α
Output Current Limit Incer	otion	Current limit does not operate in sink mode	-	130	-	%lo,max
Output Short-Circuit Curre	ent	Vo ≤ 250 mV, Hiccup Mode	-	0.92	-	Α
Output Capacitance	ESR≥ 1 mΩ ESR≥0.15 mΩ ESR≥ 10 mΩ	Without the Tunable Loop™ With the Tunable Loop™ With the Tunable Loop™	22 22 22	-	47 1000 5000	μF μF μF
Turn-On Delay Times $(V_{IN}=V_{IN},\ nom,\ lo=lo,\ max,\ Vo\ to\ within \\ \pm 1\%\ of\ steady\ state)$		Case 1: On/Off input is enabled and then input power is applied (delay from instant at which V <sub>IN</sub> = V <sub>IN</sub> , min until Vo = 10% of Vo, set) Case 2: Input power is applied for at least one second and then the On/Off input is enabled (delay from instant at which Von/Off	-	1.1 700	-	ms µs
Output voltage Rise time		is enabled until Vo = 10% of Vo, set) time for Vo to rise from 10% of Vo, set to 90% of Vo, set	-	3.1	-	ms

Notes: 1. Some output voltages may not be possible depending on the input voltage.

Some output voltages may not be possible depending on the hipst voltage.
 External capacitors may require using the new Tunable Loop<sup>TM</sup> feature to ensure that the module is stable as well as getting the best transient response (See the Tunable Loop<sup>TM</sup> section for details).
 Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.



# 5. GENERAL SPECIFICATIONS

PARAMETER		DESCRIPTION	MIN	TYP	MAX	UNIT
Efficiency	Vo = 0.6 V Vo = 1.2 V Vo = 1.8 V Vo = 2.5 V Vo = 3.3 V Vo = 5.0 V	Vin = 12 VDC, Ta = 25°C Io = Io, max, Vo = Vo,set	-	76.4 86.0 89.9 92.2 93.6 95.4	-	%
Switching Frequency			-	600	-	kHz
Synchronization Frequency	Range		510	-	720	kHz
High-Level Input Voltage			2.0	-	-	V
Low-Level Input Voltage			-	-	0.4	V
Input Current, SYNC			-	-	100	nA
Minimum Pulse Width, SYN	0		100	-	-	ns
Maximum SYNC rise time			100	-	-	ns
Over Temperature Protectio	n		-	150	-	°C
Power Management Bus Ov Temperature Warning Thres			-	130	-	°C
Power Management Bus Ad Under Voltage Lockout Thre	justable Input sholds		2.5	-	14	V
Resolution of Adjustable Inp Voltage Threshold	ut Under		-	-	500	mV
Input Undervoltage Lockout						
Turn-on Threshold			-	2.79	-	V
Turn-off Threshold			-	2.58	-	V
Hysteresis			-	0.2	-	V
Tracking Accuracy Power-Up: 2V/ms Power-Down: 2V/ms		Vin, min to Vin, max; lo, min to lo, max, Vseq < Vo	:		100 100	mV mV
PGOOD (Power Good)						
Overvoltage threshold for Po	GOOD ON		-	108	-	%Vo,set
Overvoltage threshold for Po	GOOD OFF		-	110	-	%Vo,set
Undervoltage threshold for F	PGOOD ON	Signal Interface Open Drain, Vsupply ≤ 5 VDC	-	92	-	%Vo,set
Undervoltage threshold for F	PGOOD OFF	. capp.y _ 0 . 2 0	-	90	-	%Vo,set
Pulldown resistance of PGO	OD pin		-	-	50	Ω
Sink current capability into F	PGOOD pin		-	-	5	mA
Weight			-	2.23	-	g
MTBF		Calculated MTBF (lo = 0.8 lo, max, T <sub>A</sub> =40°C) Telecordia Issue 2 Method 1 Case 3		21,774,843		h
Dimensions (L $\times$ W $\times$ H)			(	0.48 x 0.48 x 0.3 12.2 x 12.2 x 8		in mm

NOTE: Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.




# 6. DIGITAL INTERFACE SPECIFICATIONS

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
Power Management Bus Signal Interf	ace Characteristics				
Input High Voltage (CLK, DATA)		2.1	-	3.6	V
Input Low Voltage (CLK, DATA)		-	-	8.0	V
Input high level current (CLK, DATA)		-10	-	10	uA
Input low level current (CLK, DATA)		-10	-	10	uA
Output Low Voltage (CLK, DATA, SMBALERT#)	lout = 2 mA	-	-	0.4	V
Output high level open drain leakage current (DATA, SMBALERT#)	Vout = 3.6 V	0	-	10	μΑ
Pin capacitance		-	0.7	-	pF
Power Management Bus Operating frequency range		10	-	400	kHZ
Data setup time		250	-	-	ns
Data hold time	Receive Mode Transmit Mode	<u>0</u> 300	-	-	ns
Measurement System Characteristics					
Read delay time		153	192	231	μs
Output current measurement range		0	-	18	Α
Output current measurement resolution		62.5	-	-	mA
Output current measurement gain accuracy		-	-	±5	%
Output current measurement offset		-	-	0.1	Α
V <sub>OUT</sub> measurement range		0	-	5.5	V
V <sub>OUT</sub> measurement resolution		-	15.625	-	mA
V <sub>OUT</sub> measurement gain accuracy		-15	-	15	%
V <sub>OUT</sub> measurement offset		-3	-	3	%
V <sub>IN</sub> measurement range		3	-	14.4	V
V <sub>IN</sub> measurement resolution		-	32.5	-	mV
V <sub>IN</sub> measurement gain accuracy		-15	-	15	%
V <sub>IN</sub> measurement offset		-5.5	-	1.4	LSB




# 7. EFFICIENCY DATA






SLDN-12D1Ax

# 8. THERMAL DERATING CURVE








# 9. RIPPLE AND NOISE WAVEFORMS














Vo=1.2V, Io = Io, max




TIME, t (1µs/div)





Vo=2.5V, Io = Io, max



Vo=3.3V, Io = Io,max


Notes:  $CO = 22 \mu F$  ceramic, VIN = 12V

OUTPUT VOLTAGE VO (V) (20mV/div)

*Vo=5.0V, Io = Io,max* 




### 10. TRANSIENT RESPONSE WAVEFORMS




TIME, t (20µs /div)

Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout=1x47uF + 4x330uF, CTune=33nF, RTune=178. Vo=0.6V




TIME, t (20µs /div)

Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 1x47uF + 1x330uF, CTune=4700pF, RTune=178. Vo=1.8V




Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout= 3x47uF,CTune=3300pF, RTune=178. Vo=3.3V






TIME, t (20µs /div)

Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout=1x47uF + 2x330uF, CTune=12nF, RTune=178. Vo=1.2V



TIME, t (20µs /div)

Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout=3x47uF,CTune=3300pF, RTune=178. Vo=2.5V



Transient Response to Dynamic Load Change from 50% to 100% at 12Vin, Cout=2x47uF, CTune=2200pF, RTune=261. Vo=5.0V

**Asia-Pacific** +86 755 298 85888


OUTPUT VOLTAGE VO (V) (20mV/div)


OUTPUT CURRENT, IO (A) (2Adiv)


> Europe, Middle East +353 61 225 977


North America +1 408 785 5200

# 11. STARTUP TIME











Start-up Using On/Off Voltage (lo = lo,max), Vo=3.3V




Start-up Using On/Off Voltage (Io = Io,max), Vo=1.2V




TIME, t (2 ms/div)






Start-up Using On/Off Voltage (Io = Io,max), Vo=5.0V






Start-up Using Input Voltage (VIN = 12V, Io = Io,max), Vo=1.8V


TIME, t (2 ms/div)




Start-up Using Input Voltage (VIN = 12V, Io = Io, $\max$ ), Vo=3.3V



Start-up Using Input Voltage (VIN = 12V, Io = Io,max), Vo=1.2V



Start-up Using Input Voltage (VIN = 12V, Io = Io, $\max$ ), Vo=2.5V



Start-up Using Input Voltage (VIN = 12V, Io = Io,max ), Vo=5.0V





### 12. INPUT FILTERING

The SLDN-12D1Ax module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, ceramic capacitors are recommended at the input of the module. Figure 37 shows the input ripple voltage for various output voltages at 12 A of load current with 2x22 µF or 3x22 µF ceramic capacitors and an input of 12V.




Figure 37. Input ripple voltage for various output voltages with 12x22 µF or 3x22 µF ceramic capacitors at the input (12A load). V in = 12V.

# 13. OUTPUT FILTERING

These modules are designed for low output ripple voltage and will meet the maximum output ripple specification with 0.1  $\mu$ F ceramic and 22  $\mu$ F ceramic capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

T To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. Figure 38 provides output ripple information for different external capacitance values at various Vo and a full load current of 12A. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table. Optimal performance of the module can be achieved by using the Tunable Loop<sup>TM</sup> feature described later in this data sheet.




Figure 38

Note: Output ripple voltage for various output voltages with external 1x10  $\mu$ F, 1x47  $\mu$ F, 2x47  $\mu$ F or 4x47  $\mu$ F ceramic capacitors at the output (12A load). Input voltage is 12V.



#### 14. SAFETY CONSIDERATIONS

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1 2nd, CSA C22.2 No. 60950-1-07, DIN EN 60950-1:2006 + A11 (VDE0805 Teil 1 + A11):2009-11; EN 60950-1:2006 + A11:2009-03.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a slow-blow fuse with a maximum rating of 15 A in the positive input lead.

# 15. REMOTE ON/OFF

PARAMETER		DESCRIPTION	MIN	TYP	MAX	UNIT
Signal Low (Unit On)	Active Low	The country of figure and their an	-0.2	-	0.6	V
Signal High (Unit Off)	Active Low	The remote on/off pin open, Unit on.	2.0	-	Vin,max	V
Signal Low (Unit Off)	A ativa I limb	The remote on/off pin open, Unit on.	-0.2	-	0.6	V
Signal High (Unit On)	Active High		2.0	-	Vin,max	V

The SLDN-12D1Ax module can be turned ON and OFF either by using the ON/OFF pin (Analog interface) or through the Power Management Bus interface (Digital). The module can be configured in a number of ways through the Power Management Bus interface to react to the two ON/OFF inputs:

Module ON/OFF can be controlled only through the analog interface (digital interface ON/OFF commands are ignored)

Module ON/OFF can be controlled only through the Power Management Bus interface (analog interface is ignored)

Module ON/OFF can be controlled by either the analog or digital interface

The default state of the module (as shipped from the factory) is to be controlled by the analog interface only. If the digital interface is to be enabled, or the module is to be controlled only through the digital interface, this change must be made through the Power Management Bus. These changes can be made and written to non-volatile memory on the module so that it is remembered for subsequent use.


### 16. ANALOG ON/OFF


The SLDN-12D1Ax power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available. In the Positive Logic On/Off option, (device code suffix "0" – see Ordering Information), the module turns ON during a logic High on the On/Off pin and turns OFF during a logic Low. With the Negative Logic On/Off option, (device code suffix "L" – see Ordering Information), the module turns OFF during logic High and ON during logic Low. The On/Off signal should be always referenced to ground. For either On/Off logic option, leaving the On/Off pin disconnected will turn the module ON when input voltage is present.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 39. When the external transistor Q2 is in the OFF state, the internal transistor Q1 is turned ON, and the internal PWM #Enable signal is pulled low causing the module to be ON. When transistor Q2 is turned ON, the On/Off pin is pulled low and the module is OFF. A suggested value for Rpullup is  $20k\Omega$ .

For negative logic On/Off modules, the circuit configuration is shown in Fig. 40. The On/Off pin should be pulled high with an external pull-up resistor (suggested value for the 3V to 14V input range is 20Kohms). When transistor Q2 is in the OFF state, the On/Off pin is pulled high, transistor Q1 is turned ON and the module is OFF. To turn the module ON, Q2 is turned ON pulling the On/Off pin low, turning transistor Q1 OFF resulting in the PWM Enable pin going high.










Figure 40. Circuit configuration for using negative On/Off logic

### 17. DIGITAL ON/OFF

Please see the Digital Feature Descriptions section.

### 18. MONOTONIC START-UP AND SHUTDOWN

The SLDN-12D1Ax module has monotonic start-up and shutdown behavior for any combination of rated input voltage, output current and operating temperature range.

# 19. STARTUP INTO PRE-BIASED OUTPUT

The SLDN-12D1Ax module can start into a prebiased output as long as the prebias voltage is 0.5V less than the set output voltage.

# 20. OUTPUT VOLTAGE PROGRAMMING

The output voltage of the module is programmable to any voltage from 0.6dc to 5.5Vdc by connecting a resistor between the Trim and SIG\_GND pins of the module. Certain restrictions apply on the output voltage set point depending on the input voltage. These are shown in the Output Voltage vs. Input Voltage Set Point Area plot in Fig. 41. The Upper Limit curve shows that for output voltages lower than 1V, the input voltage must be lower than the maximum of 14.4V. The Lower Limit curve shows that for output voltages higher than 0.6V, the input voltage needs to be larger than the minimum of 3V.




Figure 41. Output Voltage vs. Input Voltage Set Point Area plot showing limits where the output voltage can be set for different input voltages.






Figure 42. Circuit configuration for programming output voltage using an external resistor.

# 21. OUTPUT TRIM EQUATIONS

Without an external resistor between Trim and SIG\_GND pins, the output of the module will be 0.6 VDC. To calculate the value of the trim resistor, Rtrim for a desired output voltage, should be as per the following equation:

$$Rtrim = \left\lceil \frac{12}{(Vo - 0.6)} \right\rceil k\Omega$$

Rtrim is the external resistor in  $K\Omega$ 

Vo is the desired output voltage.

Table 1 provides Rtrim values required for some common output voltages.

VO, set (V)	Rtrim (KΩ)
0.6	Open
0.9	40
1.0	30
1.2	20
1.5	13.33
1.8	10
2.5	6.316
3.3	4.444
5.0	2.727

Table 1

By using a  $\pm 0.5\%$  tolerance trim resistor with a TC of  $\pm 100$ ppm, a set point tolerance of  $\pm 1.5\%$  can be achieved as specified in the electrical specification.

#### 22. DIGITAL OUTPUT VOLTAGE ADJUSTMENT

Please see the Digital Feature Descriptions section.

# 23. REMOTE SENSE

The SLDN-12D1Ax power modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage between the sense pins (VS+ and VS-). The voltage drop between the sense pins and the VOUT and GND pins of the module should not exceed 0.5V.



**Asia-Pacific** +86 755 298 85888 Europe, Middle East +353 61 225 977 North America +1 408 785 5200

#### 24. VOLTAGE MARGINING

Output voltage margining can be implemented in the SLDN-12D1Ax modules by connecting a resistor, Rmargin-up, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, Rmargin-down, from the Trim pin to output pin for margining-down. Figure 43 shows the circuit configuration for output voltage margining. Please consult your local Bel Power technical representative for additional details.




Figure 43. Circuit Configuration for margining Output voltage

# 25. DIGITAL OUTPUT VOLTAGE MARGINING

Please see the Digital Feature Descriptions section.

### **26. OUTPUT VOLTAGE SEQUENCING**

The SLDN-12D1Ax module includes a sequencing feature, EZ-SEQUENCE that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, leave it unconnected.

The voltage applied to the SEQ pin should be scaled down by the same ratio as used to scale the output voltage down to the reference voltage of the module. This is accomplished by an external resistive divider connected across the sequencing voltage before it is fed to the SEQ pin as shown in Fig. 44. In addition, a small capacitor (suggested value 100pF) should be connected across the lower resistor R1.

For all Bel modules, the minimum recommended delay between the ON/OFF signal and the sequencing signal is 10ms to ensure that the module output is ramped up according to the sequencing signal. This ensures that the module soft-start routine is completed before the sequencing signal is allowed to ramp up.




Figure 44. Circuit showing connection of the sequencing signal to the SEQ pin



When the scaled down sequencing voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The final value of the sequencing voltage must be set higher than the set-point voltage of the module. The output voltage follows the sequencing voltage on a one-to-one basis. By connecting multiple modules together, multiple modules can track their output voltages to the voltage applied on the SEQ pin.

To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. The output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential.

Note that in all of modules, the Power Management Bus Output Undervoltage Fault will be tripped when sequencing is employed. This will be detected using the STATUS\_WORD and STATUS\_VOUT Power Management Bus commands. In addition, the SMBALERT# signal will be asserted low as occurs for all faults and warnings. To avoid the module shutting down due to the Output Undervoltage Fault, the module must be set to continue operation without interruption as the response to this fault (see the description of the Power Management Bus command VOUT\_UV\_FAULT\_RESPONSE for additional information).

#### 27. OVERCURRENT PROTECTION

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range.

#### 28. DIGITAL ADJUSTABLE OVERCURRENT WARNING

Please see the Digital Feature Descriptions section.

#### 29. OVERTEMPERATURE PROTECTION

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shut down if the overtemperature threshold of 150°C(typ) is exceeded at the thermal reference point Tref .Once the unit goes into thermal shutdown it will then wait to cool before attempting to restart.

# 30. DIGITAL TEMPERATURE STATUS VIA POWER MANAGEMENT BUS

Please see the Digital Feature Descriptions section.

## 31. DIGITAL ADJUSTABLE OUTPUT OVER AND UNDER VOLTAGE PROTECTION

Please see the Digital Feature Descriptions section

# 32. INPUT UNDERVOLTAGE LOCKOUT

At input voltages below the input undervoltage lockout limit, the module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

# 33. DIGITAL ADJUSTABLE INPUT UNDERVOLTAGE LOCKOUT

Please see the Digital Feature Descriptions section

# 34. DIGITAL ADJUSTABLE POWER GOOD THERSHOLDS

Please see the Digital Feature Descriptions section





### 35. SYNCHRONIZATION

The SLDN-12D1Ax module switching frequency can be synchronized to a signal with an external frequency within a specified range. Synchronization can be done by using the external signal applied to the SYNC pin of the module as shown in Fig. 45, with the converter being synchronized by the rising edge of the external signal. The Electrical Specifications table specifies the requirements of the external SYNC signal. If the SYNC pin is not used, the module should free run at the default switching frequency.




Figure 45. External source connections to synchronize switching frequency of the module.

# 36. MEASURING OUTPUT CURRENT, OUTPUT VOLTAGE AND INPUT VOLTAGE

Please see the Digital Feature Descriptions section.

# **37. DUAL LAYOUT**

Identical dimensions and pin layout of Analog and Digital modules permit migration from one to the other without needing to change the layout. To support this, 2 separate Trim Resistor locations have to be provided in the layout. As shown in Fig. 46, for the digital modules, the resistor is connected between the TRIM pad and SGND and in the case of the analog module it is connected between TRIM and GND.




Figure 46. Connections to support either Analog or Digital module on the same layout.



# 38. TUNABLE LOOP™

The SLDN-12D1Ax has a feature that optimizes transient response of the module called Tunable Loop™.



External capacitors are usually added to the output of the module for two reasons: to reduce output ripple and noise (see Figure 38) and to reduce output voltage deviations from the steady-state value in the presence of dynamic load current changes. Adding external capacitance however affects the voltage control loop of the module, typically causing the loop to slow down with sluggish response. Larger values of external capacitance could also cause the module to become unstable.

The Tunable Loop<sup>™</sup> allows the user to externally adjust the voltage control loop to match the filter network connected to the output of the module. The Tunable Loop<sup>™</sup> is implemented by connecting a series R-C between the VS+ and TRIM pins of the module, as shown in Fig. 47. This R-C allows the user to externally adjust the voltage loop feedback compensation of the module.




Figure 47. Circuit diagram showing connection of R<sub>TUME</sub> and C<sub>TUME</sub> to tune the control loop of the module

Recommended values of  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  for different output capacitor combinations are given in Tables 2 and 3. Table 3 shows the recommended values of  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  for different values of ceramic output capacitors up to 1000uF that might be needed for an application to meet output ripple and noise requirements. Selecting  $R_{\text{TUNE}}$  and  $C_{\text{TUNE}}$  according to Table 3 will ensure stable operation of the module.

In applications with tight output voltage limits in the presence of dynamic current loading, additional output capacitance will be required. Table 3 lists recommended values of  $R_{TUNE}$  and  $C_{TUNE}$  in order to meet 2% output voltage deviation limits for some common output voltages in the presence of a 6A to 6A step change (50% of full load), with an input voltage of 12V.

Please contact your Bel Power technical representative to obtain more details of this feature as well as for guidelines on how to select the right value of external R-C to tune the module for best transient performance and stable operation for other output capacitance values.

Co	1x47μF	2x47μF	4x47μF	6x47μF	10x47μF	20x47μF
R <sub>TUNE</sub>	330	330	330	330	220	180
C <sub>TUNE</sub>	100pF	360pF	1500pF	2200pF	10nF	6800pF

Table 2. General recommended values of of RTUNE and CTUNE for Vin=12V and various external ceramic capacitor combinations.

Vo	5V	3.3V	2.5V	1.8V	1.2V	0.6V
		1x47μF +	3x47μF +	1x47μF +	1x47μF +	3x47μF +
Co	5x47μF	330μF	330μF	2x330μF	3x330μF	6x330μF
		Polymer	Polymer	Polymer	Polymer	Polymer
R <sub>TUNE</sub>	330	330	270	270	220	180
C <sub>TUNE</sub>	1500pF	2700pF	3300pF	5600pF	10nF	47nF
ΔV	99mV	58mV	47mV	34mV	24mV	12mV

Table 3. Recommended values of R<sub>TUNE</sub> and C<sub>TUNE</sub> to obtain transient deviation of 2% of Vout for a 3A step load with Vin=12V

Note: The capacitors used in the Tunable Loop tables are 47  $\mu$ F/3  $m\Omega$  ESR ceramic and 330  $\mu$ F/12  $m\Omega$  ESR polymer capacitors.



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200



### 39. POWER MANAGEMENT BUS INTERFACE CAPABILITY

The SLDN-12D1Ax power modules have a Power Management Bus interface that supports both communication and control. The Power Management Bus Power Management Protocol Specification can be obtained from www.Power Management Bus.org. The modules support a subset of version 1.1 of the specification (see Table 6 for a list of the specific commands supported). Most module parameters can be programmed using Power Management Bus and stored as defaults for later use.


All communication over the module Power Management Bus interface must support the Packet Error Checking (PEC) scheme. The Power Management Bus master must generate the correct PEC byte for all transactions, and check the PEC byte returned by the module.

The module also supports the SMBALERT response protocol whereby the module can alert the bus master if it wants to talk. For more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

The module has non-volatile memory that is used to store configuration settings. Not all settings programmed into the device are automatically saved into this non-volatile memory, only those specifically identified as capable of being stored can be saved (see Table 6 for which command parameters can be saved to non-volatile storage).

# **40. POWER MANAGEMENT BUS DATA FORMAT**

For commands that set thresholds, voltages or report such quantities, the module supports the "Linear" data format among the three data formats supported by Power Management Bus. The Linear Data Format is a two byte value with an 11-bit, two's complement mantissa and a 5-bit, two's complement exponent. The format of the two data bytes is shown below:



The value is of the number is then given by Value = Mantissa x 2 Exponent

#### 41. POWER MANAGEMENT BUS ADDRESSING

The SLDN-12D1Ax modules can be addressed through the Power Management Bus using a device address. The module has 64 possible addresses (0 to 63 in decimal) which can be set using resistors connected from the ADDR0 and ADDR1 pins to SIG\_GND. Note that some of these addresses (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 12, 40, 44, 45, 55 in decimal) are reserved according to the SMBus specifications and may not be useable. The address is set in the form of two octal (0 to 7) digits, with each pin setting one digit. The ADDR1 pin sets the high order digit and ADDR0 sets the low order digit. The resistor values suggested for each digit are shown in Table 4 (1% tolerance resistors are recommended). Note that if either address resistor value is outside the range specified in Table 4, the module will respond to address 127.

Digit	Resistor Value (ΚΩ)
0	10
1	15.4
2	23.7
3	36.5
4	54.9
5	84.5
6	130
7	200

Table 4

The user must know which I2C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the



SLDN-12D1Ax

Power Management Bus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, smbus.org.




Figure 48. Circuit showing connection of resistors used to set the Power Management Bus address of the module.

# 42. POWER MANAGEMENT BUS ENABLE ON/OFF

The SLDN-12D1Ax module can also be turned on and off via the Power Management Bus interface. The OPERATION command is used to actually turn the module on and off via the Power Management Bus, while the ON\_OFF\_CONFIG command configures the combination of analog ON/OFF pin input and Power Management Bus commands needed to turn the module on and off. Bit [7] in the OPERATION command data byte enables the module, with the following functions:

- 0: Output is disabled
- 1: Output is enabled

This module uses the lower five bits of the ON\_OFF\_CONFIG data byte to set various ON/OFF options as follows:

Bit Position	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r
Function	PU	CMD	CPR	POL	CPA
Default Value	1	0	1	1	1

PU: Sets the default to either operate any time input power is present or for the ON/OFF to be controlled by the analog ON/OFF input and the Power Management Bus OPERATION command. This bit is used together with the CP, CMD and ON bits to determine startup.

BIT VALUE	ACTION
0	Module powers up any time power is present regardless of state of the analog ON/OFF pin
1	Module does not power up until commanded by the analog ON/OFF pin and the OPERATION command as programmed in bits [2:0] of the ON_OFF_CONFIG register.

CMD: The CMD bit controls how the device responds to the OPERATION command.

BIT VALUE	ACTION
0	Module ignores the ON bit in the OPERATION command
1	Module responds to the ON bit in the OPERATION command

CPR: Sets the response of the analog ON/OFF pin. This bit is used together with the CMD, PU and ON bits to determine startup.

BIT VALUE	ACTION
0	Module ignores the analog ON/OFF pin, i.e. ON/OFF is only controlled through the POWER MANAGEMENT BUS via the OPERATION command
1	Module requires the analog ON/OFF pin to be asserted to start the unit



**Asia-Pacific E**: +86 755 298 85888

**Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

# 43. POWER MANAGEMENT BUS ADJUSTABLE SOFT START RISE TIME

The soft start rise time can be adjusted in the module via Power Management Bus. When setting this parameter, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. The TON\_RISE command sets the rise time in ms, and allows choosing soft start times between 600µs and 9ms, with possible values listed in Table 5. Note that the exponent is fixed at -4 (decimal) and the upper two bits of the mantissa are also fixed at 0

Rise Time	Exponent	Mantissa
600μs	11100	0000001010
900μs	11100	0000001110
1.2ms	11100	0000010011
1.8ms	11100	00000011101
2.7ms	11100	00000101011
4.2ms	11100	00001000011
6.0ms	11100	00001100000
9.0ms	11100	00010010000

Table 5

## 44. OUTPUT VOLTAGE ADJUSTMENT USING THE POWER MANAGEMENT BUS

The VOUT\_SCALE\_LOOP parameter is important for a number of Power Management Bus commands related to output voltage trimming, margining, over/under voltage protection and the PGOOD thresholds. The output voltage of the module is set as the combination of the voltage divider formed by RTrim and a  $20k\Omega$  upper divider resistor inside the module, and the internal reference voltage of the module. The reference voltage VREF is nominally set at 600mV, and the output regulation voltage is then given by

$$V_{\scriptscriptstyle OUT} = \left\lceil \frac{20000 + RTrim}{RTrim} \right\rceil \times V_{\scriptscriptstyle REF}$$

Hence the module output voltage is dependent on the value of RTrim which is connected external to the module. The information on the output voltage divider ratio is conveyed to the module through the VOUT\_SCALE\_LOOP parameter which is calculated as follows:

$$VOUT\_SCALE\_LOOP = \frac{RTrim}{20000 + RTrim}$$

The VOUT\_SCALE\_LOOP parameter is specified using the "Linear" format and two bytes. The upper five bits [7:3] of the high byte are used to set the exponent which is fixed at –9 (decimal). The remaining three bits of the high byte [2:0] and the eight bits of the lower byte are used for the mantissa. The default value of the mantissa is 00100000000 corresponding to 256 (decimal), corresponding to a divider ratio of 0.5. The maximum value of the mantissa is 512 corresponding to a divider ratio of 1. Note that the resolution of the VOUT\_SCALE\_LOOP command is 0.2%.

When Power Management Bus commands are used to trim or margin the output voltage, the value of VREF is what is changed inside the module, which in turn changes the regulated output voltage of the module.

The nominal output voltage of the module can be adjusted with a minimum step size of 0.4% over a ±25% range from nominal using the VOUT\_TRIM command over the Power Management Bus.

The VOUT\_TRIM command is used to apply a fixed offset voltage to the output voltage command value using the "Linear" mode with the exponent fixed at –10 (decimal). The value of the offset voltage is given by

$$V_{OUT(offset)} = VOUT \_TRIM \times 2^{-10}$$



This offset voltage is added to the voltage set through the divider ratio and nominal VREF to produce the trimmed output voltage. The valid range in two's complement for this command is —4000h to 3FFFh. The high order two bits of the high byte must both be either 0 or 1. If a value outside of the +/-25% adjustment range is given with this command, the module will set it's output voltage to the nominal value (as if VOUT\_TRIM had been set to 0), assert SMBALRT#, set the CML bit in STATUS\_BYTE and the invalid data bit in STATUS\_CML.

#### 45. OUTPUT VOLTAGE MARGINING USING THE POWER MANAGEMENT BUS

The module can also have its output voltage margined via Power Management Bus commands. The command VOUT\_MARGIN\_HIGH sets the margin high voltage, while the command VOUT\_MARGIN\_LOW sets the margin low voltage. Both the VOUT\_MARGIN\_HIGH and VOUT\_MARGIN\_LOW commands use the "Linear" mode with the exponent fixed at -10 (decimal). Two bytes are used for the mantissa with the upper bit [7] of the high byte fixed at 0. The actual margined output voltage is a combination of the VOUT\_MARGIN\_HIGH or VOUT\_MARGIN\_LOW and the VOUT\_TRIM values as shown below:

$$V_{OUT(MH)} =$$

$$(VOUT \_MARGIN \_HIGH + VOUT \_TRIM) \times 2^{-10}$$

$$V_{OUT(ML)} =$$

$$(VOUT \_MARGIN \_LOW + VOUT \_TRIM) \times 2^{-10}$$

Note that the sum of the margin and trim voltages cannot be outside the ±25% window around the nominal output voltage. The data associated with VOUT\_MARGIN\_HIGH and VOUT\_MARGIN\_LOW can be stored to non-volatile memory using the STORE DEFAULT ALL command.

The module is commanded to go to the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

00XX: Margin Off

0101: Margin Low (Ignore Fault)
0110: Margin Low (Act on Fault)
1001: Margin High (Ignore Fault)

# 1010Margin High (Act on Fault)

#### 46. POWER MANAGEMENT BUS ADJUSTABLE OVERCURRENT WARNING

The SLDN-12D1Ax module can provide an overcurrent warning via the Power Management Bus. The threshold for the overcurrent warning can be set using the parameter IOUT\_OC\_WARN\_LIMIT. This command uses the "Linear" data format with a two byte data word where the upper five bits [7:3] of the high byte represent the exponent and the remaining three bits of the high byte [2: ent the mantissa. The exponent is fixed at –1 (decimal). The upper five bits of the mantissa are fixed at 0 while the lower six bits are programmable with a default value of 14A. The resolution of this warning limit is 500mA. The new sentence would be: The value of the IOUT\_OC\_WARN\_LIMIT can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL0] and the eight bits in the low byte repress command.

# 47. TEMPERATURE STATUS VIA POWER MANAGEMENT BUS

The SLDN-12D1Ax module can provide information related to temperature of the module through the STATUS\_TEMPERATURE command. The command returns information about whether the pre-set over temperature fault threshold and/or the warning threshold have been exceeded.



# 48. POWER MANAGEMENT BUS ADJUSTABLE OUTPUT OVER AND UNDER VOLTAGE PROTECTION

The SLDN-12D1Ax module has output over and under voltage protection capability. The Power Management Bus command VOUT\_OV\_FAULT\_LIMIT is used to set the output over voltage threshold from four possible values: 108%, 110%, 112% or 115% of the commanded output voltage. The command VOUT\_UV\_FAULT\_LIMIT sets the threshold that causes an output under voltage fault and can also be selected from four possible values: 92%, 90%, 88% or 85%. The default values are 112% and 88% of commanded output voltage. Both commands use two data bytes formatted as two's complement binary integers. The "Linear" mode is used with the exponent fixed to –10 (decimal) and the effective over or under voltage trip points given by:

$$V_{OUT(OV\_REQ)} = (VOUT\_OV\_FAULT\_LIMIT) \times 2^{-10}$$
  
 $V_{OUT(UV\_REO)} = (VOUT\_UV\_FAULT\_LIMIT) \times 2^{-10}$ 

Values within the supported range for over and undervoltage detection thresholds will be set to the nearest fixed percentage. Note that the correct value for VOUT\_SCALE\_LOOP must be set in the module for the correct over or under voltage trip points to be calculated.

In addition to adjustable output voltage protection, the 6A Digital module can also be programmed for the response to the fault. The VOUT\_OV\_FAULT RESPONSE and VOUT\_UV\_FAULT\_RESPONSE commands specify the response to the fault. Both these commands use a single data byte with the possible options as shown below.

Continue operation without interruption (Bits [7:6] = 00, Bits [5:3] = xxx).

Continue for four switching cycles and then shut down if the fault is still present, followed by no restart or continuous restart (Bits [7:6] = 01, Bits [5:3] = 000 means no restart, Bits [5:3] = 111 means continuous restart).

Immediate shut down followed by no restart or continuous restart (Bits [7:6] = 10, Bits [5:3] = 000 means no restart, Bits [5:3] = 111 means continuous restart).

Module output is disabled when the fault is present and the output is enabled when the fault no longer exists (Bits [7:6] = 11, Bits [5:3] = xxx).

Note: that separate response choices are possible for output over voltage or under voltage faults.

### 49. POWER MANAGEMENT BUS ADJUSTABLE INPUT UNDERVOLTAGE LOCKOUT

The SLDN-12D1Ax module allows adjustment of the input under voltage lockout and hysteresis. The command VIN\_ON allows setting the input voltage turn on threshold, while the VIN\_OFF command sets the input voltage turn off threshold. For the VIN\_ON command, possible values are 2.75V, and 3V to 14V in 0.5V steps. For the VIN\_OFF command, possible values are 2.5V to 14V in 0.5V steps. If other values are entered for either command, they will be mapped to the closest of the allowed values.

VIN\_ON must be set higher than VIN\_OFF. Attempting to write either VIN\_ON lower than VIN\_OFF or VIN\_OFF higher than VIN\_ON results in the new value being rejected, SMBALERT being asserted along with the CML bit in STATUS\_BYTE and the invalid data bit in STATUS\_CML.

Both the VIN\_ON and VIN\_OFF commands use the "Linear" format with two data bytes. The upper five bits represent the exponent (fixed at -2) and the remaining 11 bits represent the mantissa. For the mantissa, the four most significant bits are fixed at 0.

# **50. POWER GOOD**

The SLDN-12D1Ax module provides a Power Good (PGOOD) signal that is implemented with an open-drain output to indicate that the output voltage is within the regulation limits of the power module. The PGOOD signal will be de-asserted to a low state if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going outside the specified thresholds. The PGOOD thresholds are user selectable via the Power Management Bus (the default values are as shown in the Feature Specifications Section). Each threshold is set up symmetrically above and below the nominal value. The POWER\_GOOD\_ON command sets the output voltage level above which PGOOD is asserted (lower threshold). For example, with a 1.2V nominal output voltage, the POWER\_GOOD\_ON threshold can set the lower threshold to 1.14 or 1.1V. Doing this will automatically set the upper thresholds to 1.26 or 1.3V.

The POWER\_GOOD\_OFF command sets the level below which the PGOOD command is de-asserted. This command also sets two thresholds symmetrically placed around the nominal output voltage. Normally, the POWER\_GOOD\_ON threshold is set higher than the POWER GOOD OFF threshold.



Both POWER\_GOOD\_ON and POWER\_GOOD\_OFF commands use the "Linear" format with the exponent fixed at -10 (decimal). The two thresholds are given by

$$\begin{split} V_{OUT(PGOOD\_ON)} &= (POWER\_GOOD\_ON) \times 2^{-10} \\ V_{OUT(PGOOD\_OFF)} &= (POWER\_GOOD\_OFF) \times 2^{-10} \end{split}$$

Both commands use two data bytes with bit [7] of the high byte fixed at 0, while the remaining bits are r/w and used to set the mantissa using two's complement representation. Both commands also use the VOUT\_SCALE\_LOOP parameter so it must be set correctly. The default value of POWER\_GOOD\_ON is set at 1.1035V and that of the POWER\_GOOD\_OFF is set at 1.08V. The values associated with these commands can be stored in non-volatile memory using the STORE\_DEFAULT\_ALL command.

The PGOOD terminal can be connected through a pullup resistor (suggested value 100 K $\Omega$ ) to a source of 5VDC or lower.

# 51. MEASURREMENT OF OUTPUT CURRENT, OUTPUT VOLTAGE AND INPUT VOLTAGE

The SLDN-12D1Ax module is capable of measuring key module parameters such as output current and voltage and input voltage and providing this information through the Power Management Bus interface. Roughly every 200µs, the module makes 16 measurements each of output current, voltage and input voltage. Average values of of these 16 measurements are then calculated and placed in the appropriate registers. The values in the registers can then be read using the Power Management Bus interface.

# 52. MEASURING OUTPUT CURRENT USING THE POWER MANAGEMENT BUS

The SLDN-12D1Ax module measures current by using the inductor winding resistance as a current sense element. The inductor winding resistance is then the current gain factor used to scale the measured voltage into a current reading. This gain factor is the argument of the IOUT\_CAL\_GAIN command, and consists of two bytes in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –15 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa.

The current measurement accuracy is also improved by each module being calibrated during manufacture with the offset in the current reading. The IOUT\_CAL\_OFFSET command is used to store and read the current offset. The argument for this command consists of two bytes composed of a 5-bit exponent (fixed at -4d) and a 11-bit mantissa. This command has a resolution of 62.5mA and a range of -4000mA to +3937.5mA. During manufacture, each module is calibrated by measuring and storing the current gain factor and offset into non-volatile storage.

The READ\_IOUT command provides module average output current information. This command only supports positive or current sourced from the module. If the converter is sinking current a reading of 0 is provided. The READ\_IOUT command returns two bytes of data in the linear data format. The exponent uses the upper five bits [7:3] of the high data byte in two-s complement format and is fixed at –4 (decimal). The remaining 11 bits in two's complement binary format represent the mantissa with the 11th bit fixed at 0 since only positive numbers are considered valid.

Note that the current reading provided by the module is not corrected for temperature. The temperature corrected current reading for module temperature TModule can be estimated using the following equation

$$I_{OUT,CORR} = \frac{I_{READ\_OUT}}{1 + [(T_{IND} - 30) \times 0.00393]}$$

where IOUT\_CORR is the temperature corrected value of the current measurement, IREAD\_OUT is the module current measurement value, TIND is the temperature of the inductor winding on the module. Since it may be difficult to measure TIND, it may be approximated by an estimate of the module temperature.



### 53. MEASURING OUTPUT VOLTAGE USING THE POWER MANAGEMENT BUS

The SLDN-12D1Ax module can provide output voltage information using the READ\_VOUT command. The command returns two bytes of data all representing the mantissa while the exponent is fixed at -10 (decimal).

During manufacture of the module, offset and gain correction values are written into the non-volatile memory of the module. The command VOUT\_CAL\_OFFSET can be used to read and/or write the offset (two bytes consisting of a 16-bit mantissa in two's complement format) while the exponent is always fixed at -10 (decimal). The allowed range for this offset correction is -125 to 124mV. The command VOUT\_CAL\_GAIN can be used to read and/or write the gain correction - two bytes consisting of a five-bit exponent (fixed at -8) and a 11-bit mantissa. The range of this correction factor is -0.125V to +0.121V, with a resolution of 0.004V. The corrected output voltage reading is then given by:

$$V_{OUT}(Final) = [V_{OUT}(Initial) \times (1 + VOUT \_CAL \_GAIN)] + VOUT \_CAL \_OFFSET$$

# 54. MEASURING INPPUT VOLTAGE USING THE POWER MANAGEMENT BUS

The SLDN-12D1Ax module can provide output voltage information using the READ\_VIN command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data form the two's complement representation of the mantissa which is fixed at –5 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module. The command VIN\_CAL\_OFFSET can be used to read and/or write the offset - two bytes consisting of a five-bit exponent (fixed at -5) and a11-bit mantissa in two's complement format. The allowed range for this offset correction is -2 to 1.968V, and the resolution is 32mV. The command VIN\_CAL\_GAIN can be used to read and/or write the gain correction - two bytes consisting of a five-bit exponent (fixed at -8) and a 11-bit mantissa. The range of this correction factor is -0.125V to +0.121V, with a resolution of 0.004V. The corrected output voltage reading is then given by:

$$V_{IN}(Final) = [V_{IN}(Initial) \times (1 + VIN \_CAL \_GAIN)] + VIN \_CAL \_OFFSET$$

#### 55. READING THE STATUS OF THE MODULE USING THE POWER MANAGEMENT BUS

The SLDN-12D1Ax module supports a number of status information commands implemented in Power Management Bus. However, not all features are supported in these commands. A 1 in the bit position indicates the fault that is flagged.

STATUS\_BYTE: Returns one byte of information with a summary of the most critical device faults.

BIT POSITION	FLAG	DEFAULT VALUE
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0



**STATUS\_WORD**: Returns two bytes of information with a summary of the module's fault/warning conditions.

BIT POSITION	FLAG	DEFAULT VALUE
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	None of the above	0

BIT POSITION	FLAG	DEFAULT VALUE
7	VOUT fault or warning	0
6	IOUT fault or warning	0
5	X	0
4	X	0
3	POWER_GOOD# (is negated)	0
2	X	0
1	X	0
0	X	0

STATUS\_VOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

BIT POSITION	FLAG	DEFAULT VALUE
7	VOUT OV Fault	0
6	X	0
5	X	0
4	VOUT UV Fault	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS\_IOUT: Returns one byte of information relating to the status of the module's output voltage related faults.

BIT POSITION	FLAG	DEFAULT VALUE
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0



STATUS\_TEMPERATURE: Returns one byte of information relating to the status of the module's temperature related faults.

BIT POSITION	FLAG	DEFAULT VALUE
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

STATUS\_CML: Returns one byte of information relating to the status of the module's communication related faults.

BIT POSITION	FLAG	DEFAULT VALUE
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Command	0
5	Packet Error Check Failed	0
4	X	0
3	X	0
2	X	0
1	Other Communication Fault	0
0	X	0

**MFR\_VIN\_MIN:** Returns minimum input voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -2, and lower 11 bits are mantissa in two's complement format – fixed at 12)

MFR\_VOUT\_MIN: Returns minimum output voltage as two data bytes of information in Linear format (upper five bits are exponent – fixed at -10, and lower 11 bits are mantissa in two's complement format – fixed at 614)

MFR\_SPECIFIC\_00: Returns information related to the type of module and revision number. Bits [7:2] in the Low Byte indicate the module type (000000 corresponds to the SLDN-06D1Ax series of module), while bits [7:3] indicate the revision number of the module.

#### **Low Byte**

BIT POSITION	FLAG	DEFAULT VALUE
7:2	Module Name	000000
1:0	Reserved	10

# **High Byte**

BIT POSITION	FLAG	DEFAULT VALUE
7:3	Module Revision Number	None
2:0	Reserved	000



# **56. SUMMARY OF SUPPORTED POWER MANAGEMENT BUS COMMANDS**

Please refer to the Power Management Bus 1.1 specification for more details of these commands in the table below:

Hex Code	Command					ription					Non-Volatile Memory Storage
		Turn Module on or	off. Also	used to	margin	the out	put volt	age			
		Format				Unsigne	d Binary	/			
	ORERATION	Bit Position	7	6	5	4	3	2	1	0	
01	OPERATION	Access	r/w	г	r/w	r/w	r/w	r/w	r	г	
		Function	On	X		Ma	rgin		X	X	
		Default Value	0	0	0	0	0	0	X	X	
		Configures the ON/O PMBus commands	OFF fund	ctionalit	y as a co	ombinat	ion of a	nalog O	N/OFF p	oin and	
		Format				Unsigne	d Binary	(	_		
02	ON_OFF_CONFIG	Bit Position	7	6	5	4	3	2	1	0	YES
		Access	r	r	r	r/w	r/w	r/w	r/w	r	
		Function	X	X	X	pu	cmd	cpr	pol	сра	
		Default Value	0	0	0	1	0	1	1	1	
03	CLEAR_FAULTS	Clear any fault bits t the device has been	assertin	ng it.							
		Used to control writ setting in the modul into non-volatile me Format	le whos	e comm	and cod ) on the	e match module	es the v	alue in	_		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	X X	X	X X	X	×	
		Function	bit7	bit6	bit5	X	X	X	X	X	
		Default Value	0	0	0	X	X	X	X	X	
10	WRITE_PROTECT	Bit5: 0 = Enables all						^	^	^	YES
		1 - Disables all and ON_OFI Bit 6: 0 - Enables all OPERATION Bit7: 0 - Enables all 1 - Disables all (bit5 and bit	F_CONF   writes a   writes a   comma   writes a   writes e	IG (bit 6 as perm except f ands (bit as permit except for	and bit itted in or the V t5 and b tted in b	7 must t bit5 or t VRITE_P it7 mus bit5 or b	be 0) bit7 ROTECT t be 0) it6	and			
11	STORE_DEFAULT_ALL	Copies all current re (EEPROM) on the m									
12	RESTORE DEFAULT ALL	Restores all current	register	setting	s in the	module	from va	lues in t	the mod	lule non	-
	NESTONE_DEFAULT_ALL	volatile memory (EE									
		Copies the current r	_	_							
		the value in the data									П
13	STORE_DEFAULT_CODE	Bit Position	7	6	5	4	3	2	1	0	
		Access	w	W	W	W	W	W	W	W	
		Function					nd code				
		Restores the curren the value in the data (EEPROM)			_						s
14	RESTORE_DEFAULT_CODE	Bit Position	-	F	F	4	2	-	4		ıl
	_	Access	7	6	5	_	3	2	1	0	
		Function	w	w	w	Comma	nd code	w	W	w	
$\vdash \vdash \vdash$		The module has MC	DE cot t	n Lines	r and Ev				a value	cannot	4
		be changed	DE SEL	o unea	anu ex	ponent	3e: (0 -1	o. mes	e values	Carmot	
		Bit Position	7	6	5	4	3	2	1	0	П
20	VOUT_MODE	Access	r	r	r	r	r	r	r	r	
		Function		Mode			E	xponen	ıt		
		Default Value	0	0	0	1	0	1	1	0	



Apply a fixed offset voltage to the output voltage command value	Hex Code	Command		Brief Description										
Bit Position   7   6   5   4   3   2   1   0			Apply a fixed offset	voltage	to the o	output v	oltage c	omman	d value					
Access			Format			linear, t	wo's cor	mpleme	nt binar	v				
Function			Bit Position	7	6	5	4	3	2	1	0			
Default Value			Access	r/w	г	r/w	r/w	r/w	r/w	r/w	r/w			
Default Value	22	VOLIT TOLLA	Function				High	Byte				VEC		
Access   r/w   r	22	VOUI_IRIM	Default Value	0	0	0	0	0	0	0	0	YES		
Punction			Bit Position	7	6	5	4	3	2	1	0			
Default Value			Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w			
Sets the target voltage for margining the output high   Format			Function				Low	Byte						
Format			Default Value	0	0	0	0	0	0	0	0			
Format			Sets the target volta	ge for r	marginir	e the o	itnut hi	ieh						
Sets the target voltage for margining the output low				1		_		_	nt binar	v				
Access				7						<del>-</del>	0			
VOUT_MARGIN_HIGH					_			-						
Default Value				<u> </u>	.,,	.7.0		,	.7.0	.,	-,			
Bit Position   7   6   5   4   3   2   1   0	25	VOUT_MARGIN_HIGH		0	0	0			1	0	1	YES		
Access   r/w   r			Bit Position	_	6	_	_	_	_	_	_			
Function			1	_			_		_		_			
Default Value				.,	.,	.,	-4	,	.,	-,	.,			
Sets the target voltage for margining the output low   Format			Default Value	0	1	0			1	1	1			
VOUT_MARGIN_LOW														
Bit Position   7   6   5   4   3   2   1   0     Access   r   r/w   r/w   r/w   r/w   r/w   r/w   r/w   r/w   r/w     Function   High Byte     Default Value   0   0   0   0   0   1   0   0     Bit Position   7   6   5   4   3   2   1   0     Access   r/w   r/w   r/w   r/w   r/w   r/w   r/w   r/w     Function   Low Byte     Default Value   0   1   0   1   0   0   0   1     Default Value   0   1   0   1   0   0   0   1     Sets the scaling of the output voltage - equal to the feedback resistor divider ratio     Format   Linear, two's complement binary     Bit Position   7   6   5   4   3   2   1   0     Access   r   r   r   r   r   r   r   r/w   r/w     Function   Exponent   Mantissa     Default Value   1   0   1   1   1   0   0   1     Bit Position   7   6   5   4   3   2   1   0     Access   r/w   r/w   r/w   r/w   r/w   r/w   r/w     Function   Mantissa     Default Value   0   0   0   0   0   0   0     Sets the value of input voltage at which the module turns on     Format   Linear, two's complement binary     Bit Position   7   6   5   4   3   2   1   0     Access   r   r   r   r   r   r   r   r     Function   Exponent   Mantissa     Default Value   1   1   1   1   0   0   0   0     Bit Position   7   6   5   4   3   2   1   0     Access   r   r   r   r   r   r   r   r   r				ge for r										
Access						linear, t	wo's cor	mpleme	nt binar	У				
Function			Bit Position	7		_	_	_		_	_			
Default Value				г	r/w	r/w			r/w	r/w	r/w			
Default Value	26	VOUT MARGIN LOW						_				YES		
Access   r/w   r		1001				_	_	_	_	_	_			
Function			I	_			_			_				
Default Value				r/w	r/w	r/w	,	,	r/w	r/w	r/w			
Sets the scaling of the output voltage = equal to the feedback resistor divider ratio   Format			1		-		_							
VOUT_SCALE_LOOP   Sets the value of input voltage at which the module turns on   Format   Linear, two's complement binary   YES			Default Value	0	1	0	1	0	0	0	1			
Access   r   r   r   r   r   r   r   r   r				he outp							der ratio			
VOUT_SCALE_LOOP			Bit Position	7	6	5	4	3	2	1	0			
VOUT_SCALE_LOOP			Access	r	r	r	r	г	r	r/w	r/w			
Bit Position   7   6   5   4   3   2   1   0   0   1	20	VOLIT SCALE LOOP	Function			Exponen	it			Mantiss	а	VEC		
Access r/w	29	VOUT_SCALE_LOUP	Default Value	_	0	1	1	1	0	0	1	163		
Function   Mantissa			Bit Position	7	6	_	4	_	2	1	0			
Default Value			Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w			
Sets the value of input voltage at which the module turns on   Format   Linear, two's complement binary			Function					ntissa			]			
Format   Linear, two's complement binary			Default Value	0	0	0	0	0	0	0	0			
Format   Linear, two's complement binary	<u> </u>													
Bit Position   7   6   5   4   3   2   1   0			Sets the value of inp	out volta	age at w	hich the	module	e turns o	on					
Access   r   r   r   r   r   r   r   r   r			Format			inear, t	wo's cor	mpleme	nt binar	у				
Function   Exponent   Mantissa			Bit Position	7	6	5	4	3	2	1	0			
Default Value			Access	r	r	r	r	r	r	r	r			
Bit Position   7   6   5   4   3   2   1   0   0   0   0   0   0   0   0   0	35	VIN ON				Exponer	ıt			Mantiss	a	VEC		
Access         r         r/w         r/w <td>33</td> <td>4114_O14</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td>_</td> <td></td> <td>_</td> <td></td> <td>163</td>	33	4114_O14					_	_		_		163		
Function Mantissa			Bit Position	7	_		_		2	1	0			
			Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w			
Default Value   0   0   0   1   0   1   1			I				Mar	ntissa						
			Default Value	0	0	0	0	1	0	1	1			



Hex Code	Command				ief Desc						Non-Volatile Memory Storage	
		Sets the value of in	out volta	age at w	hich the	module	e turns o	off				
		Format		l	linear, t	wo's cor	mpleme	nt binar	y			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r		
		Function			Exponen	t			Mantiss	В	1455	
36	VIN_OFF	Default Value	1	1	1	1	0	0	0	0	YES	
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	tissa					
		Default Value	0	0	0	0	1	0	1	0		
		Returns the value of	f the gai	in corre	ction ter	m used	to corre	ct the r	neasure	d output		
		current	_									
		Format		ı	inear, t	wo's cor	mpleme	nt binar	Y			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r	r	r/w		
38	IOUT_CAL_GAIN	Function			xponen	t			Mantiss	В	YES	
		Default Value	1	0	0	0	1	0	0	V		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	tissa					
		Default Value		V: V	ariable	based or	n factor	v calibra	ation			
		Returns the value of the offset correction term used to correct the measured										
		output current										
		Format		-	inear, t	wo's cor	mpleme	nt binar	v			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r	r	r	r/w	r	r		
39	IOUT_CAL_OFFSET	Function			xponen	t			Mantiss	8	YES	
	1001_0x2_011321	Default Value	1	1	1	0	0	V	0	0		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w		
		Function				Man	tissa					
		Default Value	0	0	V: V	ariable	based o	n factor	y calibra	tion		
		Sets the voltage lev	el for an	output					_			
		Suggested value sho										
		Values can be 108%										
		Format			inear, t		_		v			
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
40	VOUT_OV_FAULT_LIMIT	Function				High	Byte				YES	
		Default Value	0	0	0	0	0	1	0	1		
		Bit Position	7	6	5	4	3	2	1	0		
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
		Function			_	Low	Byte					
		Default Value										
		Instructs the modul fault	e on wh	at actio	n to tak	e in resp	onse to	a outp	ut overv	oltage		
		Format				Unsigne	d Binary	1				
		Bit Position	7	6	5	4	3	2	1	0		
41	VOUT_OV_FAULT_RESPONSE	Access	r/w	r/w	r/w	r/w	r/w	r	r	r	YES	
		Function	RSP [1]	RSP [O]	RS[2]	RS[1]	RS[0]	х	X	Х		
		Default Value	1	1	1	1	1	1	0	0		



Hex Code	Command			Br	ief Desc	ription					Non-Volatile Memory Storage
		Sets the voltage lev									
		Suggested value sho				_		ifferent	output	voltage.	
		Values can be 92%,	90%, 88				_				
		Format		_	, .		mpleme		_		
		Bit Position	7	6	5	4	3	2	1	0	
44	VOUT_UV_FAULT_LIMIT	Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	YES
	VOOT_OV_PAGET_EINT	Function				High	Byte				,,,,
		Default Value	0	0	0	0	0	1	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function					Byte			-	
		Default Value	0	0	1	1	1	0	0	1	
		fault	Instructs the module on what action to take in response to a output undervoltage fault								
		Format			_		d Binary	_			
45	VOUT_UV_FAULT_RESPONSE	Bit Position	7	6	5	4	3	2	1	0	YES
~	. OOT_OT_FAULT_RESPONSE	Access	r/w	r/w	r/w	r/w	r/w	r	r	r	
		Function	RSP [1]	RSP [0]	RS[2]	RS[1]	RS[0]	х	X	X	
		Default Value	0	0	0	0	0	1	0	0	
		Sets the output ove	rcurrent	t fault le	vel in A	(cannot	be char	nged)			
		Format		ı	inear, t	wo's cor	mpleme	nt binar	v		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
	46 IOUT_OC_FAULT_LIMIT	Function			xponen	nt	•		Mantiss	В	
46		Default Value	1	1	1	1	1	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function				Mar	rtissa				
		Default Value	0	0	0	1	1	1	1	0	
		Sets the output ove	rcurrent								
		Format			_		mpleme		•		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
4A	IOUT_OC_WARN_LIMIT	Function		_	xponen		-	_	Mantiss	$\overline{}$	YES
	<del>-</del>	Default Value	1	1	1	1	1	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	_		_		rtissa			-	
		Default Value	0	0	0	1	1	1	0	0	
		Sets the output volt fixed at -10.	age leve							onent is	
		Format			inear, t	wo's cor	mpleme	nt binar	y		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
5E	POWER_GOOD_ON	Function				High	Byte			]	YES
		Default Value	0	0	0	0	0	1	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	]
		Function				Low	Byte			]	
		Default Value	0	1	1	0	1	0	1	0	



Hex Code	Command			Non-Volatile Memory Storage							
		Sets the output vol	tage lev	el at wh	ich the	PGOOD	pin is d	e-assert	ed low.		
		Exponent is fixed at	-10.								
		Format			inear, t	wo's cor	npleme	nt binar	У		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
5F	POWER_GOOD_OFF	Function				High	Byte				YES
		Default Value	0	0	0	0	0	1	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function				Low	Byte				
		Default Value	0	1	0	1	0	0	1	0	
		Sets the rise time o	f the ou				_				
		Format				wo's cor			_	-	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r/w	
61	TON RISE	Function	_	_	xpone	_		_	Mantiss		YES
		Default Value	1	1	1	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function	_	_			tissa	_			
		Default Value	0	0	1	0	1	0	1	0	
		Returns one byte of	rintorm	ation w	ith a su	mmary o	of the m	ost crit	icai mod	tule	
		faults Format				Harima	d Bloom				
		Bit Position	7	6	5	Unsigne 4	o binar	2	1	0	
78	STATUS_BYTE	Access	r	r	r	r	r	r	r	r	
		Access	-	-	_	IOUT	VIN U	-	-	OTHE	
		Flag	X	OFF	OV	oc_	VIIV_U	TEMP	CML	R	
		Default Value	0	0	0	0	ō	0	0	0	
		Returns two bytes								_	
		conditions				,					
		Format				Unsigne	d Binar	/			
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
79	STATUS_WORD	Flag	VOUT	OC	х	x	PGOO D	х	х	x	
	_	Default Value	0	0	0	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Flag	x	OFF	VOUT	IOUT_ OC	VIN_U V	TEMP	CML	OTHE R	
		Default Value	0	0	0	0	ō	0	0	0	
		Returns one byte of related faults	_	_	_		_	_	_		
		Format				Unsigne	d Binar	v			
7A	STATUS_VOUT	Bit Position	7	, ,	6	5	4		2 1	0	
	312103_0001	Access	r	$\overline{}$	_	r	r	_	rr	r	
		Flag	VOUT	$\overline{}$	-	-	JT_UV		x x	X	
		Default Value		_	_	0	0	_	0 0	0	
		Returns one byte or related faults			ith the	status o	f the mo	dule's o	_		
		Format				Unsigne	d Binar		1. 1		
78	STATUS_IOUT	Bit Position	7	$\overline{}$	6	5		4 3	$\overline{}$	1 0	
		Access	r	$\overline{}$	r	r		r r	$\overline{}$	r r	
		Flag	IOUT	_		OUT_OC	WARN	X X	$\overline{}$	X X	
		Default Value	0	)	0	0		0 0	0	0 0	



Hex Code	Command		Brief Description											
		Returns one byte of related faults	informa	ition v	vith the s	tatus (	of the	mod	ule's t	empe	erati	ure		
		Format				Unsign	ned B	inary						
7D	STATUS_TEMPERATURE	Bit Position	7		6		5	4	3	2	1	. (	)	
		Access	r		r		r	r	r	r	ľ		r	
		Flag	OT_F/	AULT	OT_W	ARN	Х	Х	Х	Х	X	1	K	
		Default Value	0		0		0	0	0	0	0	(	)	
		Returns one byte of related faults	informa	ition v	vith the s				ule's c	omm	uni	catio	n	
		Format	<u> </u>		-	Unsign		_	_		_		_	
		Bit Position	7	$\dashv$	6	5	4	3	2	-	1	-	)	
7E	STATUS_CML	Access	r	$\dashv$	r	r	r	r	r	-	r	-	r	
		Flag	Inval Comm		Invalid Data	PEC Fail	х	x	х	Co	her mm ult	2	ĸ	
		Default Value	0		0	0	0	0	0		0	(	)	
		Returns the value of	_											
		Format			Linear, t					ry				
		Bit Position	7	6	5	4		3	2	1	1	0		
		Access	r	r	r	r	Т	r	r	ı	r	r	$\neg$	
	SEAD WILL	Function			Exponent					Man	tissa			
88	READ_VIN	Default Value	1	1	0	1	Т	1	0	(	)	0		
		Bit Position	7	6	5	4		3	2	1	l	0		
		Access	r	r	r	r	Т	r	r	ı	f	r	$\neg$	
		Function				M	antiss	8						
		Default Value	0	0	0	0		0	0	0	)	0		
		Returns the value of the output voltage of the module. Exponent is fixed at -10.												
		Format	Format Linear, two's complement binary											
		Bit Position	7	6	5	4		3	2	1	1	0		
		Access	r	r	r	r	$\perp$	ř	r	ı	ř	r		
88	READ_VOUT	Function				M	antiss	a						
86	NEAD_VOOT	Default Value	0	0	0	0	$\perp$	0	0	(	)	0	_	
		Bit Position	7	6	5	4	$\perp$	3	2	1	l	0	$\Box$	
		Access	r	r	r	r	_	r	r	ı	f	r	$\Box$	
		Function	<u> </u>			M	antiss	_					$\Box$	
		Default Value	0	0	0	0		0	0	(	)	0		
		Returns the value of	the out	put c									_	
		Format	<u> </u>		Linear, t	_	_			_		_	$\dashv$	
		Bit Position	7	- 6	5	4	$\overline{}$	3	2	1		0	$\dashv$	
		Access	r	r	r	r		r	r	1		r	$\dashv$	
8C	READ_IOUT	Function			Expone	_	_	_	_	Man		_	$\dashv$	
	_	Default Value	1	1	1	0	$\overline{}$	0	0	-		0	$\dashv$	
		Bit Position	7	6	5	4	$\overline{}$	3	2	1		0	$\neg$	
		Access	r	r	r	r M	antiss	r	r	ľ		r	$\dashv$	
		Function Default Value	0	0	0		_	a 0	0	Τ.	1	0	$\dashv$	
		Returns one byte in only)												
		Format Unsigned Binary												
98	PMBUS_REVISION	Bit Position	7	6	5	4	$\overline{}$	3	2	1	1	0	$\dashv$	YES
		Access	r	r	r	r	$\overline{}$	r	r	<del>                                     </del>		r	$\neg$	
		Default Value	0	0	0	1	$\overline{}$	0	0	(		1		
													_	



# SLDN-12D1Ax

Hex Code	Command			Non-Volatile Memory Storage							
		Returns the minimu only)	m input	voltage	the mo	dule is s	specified	to ope	rate at (	read	
		Format			linear, t	wn's cor	mnleme	nt hinar	v		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
AD	MFR_VIN_MIN	Function			Exponen	ıt			Mantissa	9	YES
		Default Value	1	1	1	1	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function			•	Man	tissa				
		Default Value	0	0	0	0	1	1	0	0	
		Returns the minimu	m outp	ut volta	ge possi	ble from	the mo	dule (re	ead only	)	
		Format		i	Linear, t	wo's cor	mpleme	nt binar	У		
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
	MED VICUT AND	Function				Man	tissa				vee
Α4	MFR_VOUT_MIN	Default Value	0	0	0	0	0	0	1	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function				Man	rtissa				
		Default Value	0	1	1	0	0	1	1	0	
		Returns module nar	me infor	mation	(read or	nly)					
		Format				Unsigne	d Binary	/			
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function	nction Reserved								
DO	MFR_SPECIFIC_00	Default Value	0	0	0	0	0	0	0	0	YES
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r	r	r	r	r	
		Function			Modul	e Name		•	Rese	rved	
		Default Value	0	0	0	0	0	0	1	0	
		Applies an offset to	the REA	D_VOU	Tcomm	and res	ults to c	alibrate	out offs	et errors	
		in module measurer	ments o	f the ou	tput vol	tage (be	tween -	-125mV	and +12	24mV).	
		Exponent is fixed at	-10.								
		Format		l	Linear, t	wo's cor	mpleme	nt binar	У		
		Bit Position	7	6	5	4	3	2	1	0	
D4	MOUT CAL DEFEET	Access	r/w	r	r	r	r	r	r	r	YES
04	VOUT_CAL_OFFSET	Function				Man	tissa				153
		Default Value	V	0	0	0	0	0	0	0	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
		Function					tissa				
$oxed{oxed}$		Default Value	V	V	V	V	V	V	V	V	
		Applies a gain corre gain errors in modu 0.121)									
		Format		I	Linear, t	wo's cor	mpleme	nt binar	У		
		Bit Position	7	6	5	4	3	2	1	0	
D5	VOUT CAL GAIN	Access	r	r	r	r	r	r/w	r	r	YES
"	VOUT_CAL_GAIN	Function		-	Exponen	ıt			Mantiss	а	163
		Default Value	1	1	0	0	0	0	0	V	
		Bit Position	7	6	5	4	3	2	1	0	
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w	]
		Function				Man	rtissa				
		Default Value	V	V	V	V	V	V	V	V	



Hex Code	Command		Brief Description											
		Applies an offset cor			_						set			
		errors in module me	asurem	ents of	the inpu	t voltag	e (betw	een -2V	and +1.9	968V)				
		Format		l	Linear, t	wo's cor	npleme	nt binar	y					
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r	r	r	r/w	r	r	]			
D6	VIN_CAL_OFFSET	Function		E	xponen	t			Mantiss	а		YES		
	]	Default Value	1	1	0	1	V	0	0	V				
		Bit Position	7	6	5	4	3	2	1	0	1			
		Access	r	r	r/w	r/w	r/w	r/w	r/w	r/w	1			
		Function			1									
		Default Value	0	0	V	V	V	V	V	V	1			
		Applies a gain correction to the READ_VIN command results to calibrate out gain erro												
		in module measurer	nents of	f the inp	ut volta	ge (betv	veen -0.	125 and	0.121)					
		Format		ī	Linear, t	wo's cor	npleme	nt binar	у		]			
		Bit Position	7	6	5	4	3	2	1	0	1			
		Access	r	r	r	r	r	r/w	r	r	1			
D7	VIN_CAL_GAIN	Function		E	xponen	t			Mantiss	а		YES		
		Default Value	1	1	0	0	V	0	0	V				
		Bit Position	7	6	5	4	3	2	1	0				
		Access	r	r	r	r/w	r/w	r/w	r/w	r/w	1			
		Function				Man	tissa				1			
		Default Value	0	0	0	V	V	V	V	V				



### **57. THERMAL CONSIDERATIONS**

The SLDN-12D1Ax power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 49. The preferred airflow direction for the module is in Figure 50.




Figure 49. Thermal Test Setup

The thermal reference points, Tref used in the specifications are also shown in Figure 50. For reliable operation the temperatures at these points should not exceed 120°C. The output power of the module should not exceed the rated power of the module (Vo,set x lo,max)

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.




Figure 50. Preferred airflow direction and location of hot-spot of the module (Tref).




### 58. EXAMPLE APPLICATION CIRCUIT

Requirements:

Vin: 12V Vout: 1.8V

lout: 9A max., worst case load transient is from 6A to 9A  $\Delta$ Vout: 1.5% of Vout (27mV) for worst case load transient

Vin, ripple 1.5% of Vin (180mV, p-p)



Cl1 Decoupling cap - 1x0.047μF/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01)

Cl2 2x22µF/16V ceramic capacitor (e.g. Murata GRM32ER61C226KE20)

Cl3 470µF/16V bulk electrolytic

CO1 Decoupling cap - 1x0.047μF/16V ceramic capacitor (e.g. Murata LLL185R71C473MA01)

CO2 2 x 47μF/6.3V ceramic capacitor (e.g. Murata GRM31CR60J476ME19)

CO3 1 x 330μF/6.3V Polymer (e.g. Sanyo Poscap)

CTune 3300pF ceramic capacitor (can be 1206, 0805 or 0603 size)

RTune 270 ohms SMT resistor (can be 1206, 0805 or 0603 size)


RTrim  $10k\Omega$  SMT resistor (can be 1206, 0805 or 0603 size, recommended tolerance of 0.1%)


**Note:** The DATA, CLK and SMBALRT pins do not have any pull-up resistors inside the module. Typically, the SMBus master controller will have the pull-up resistors as well as provide the driving source for these signals.



# SLDN-12D1Ax

# **59. MECHANICAL DIMENSIONS**





SIDE VIEW


### **PIN CONNECTIONS**

FUNCTION
ON/OFF
VIN
GND
VOUT
SENSE
TRIM
GND
CLK
SEQ
PGOOD
SYNC <sup>1</sup>
VS-
SIG. GND
SMBALERT
DATA
ADDR0
ADDR1

BOTTOM VIEW



#### **RECOMMENDED PAD LAYOUT**



Dimensions are in millimeters and (inches). Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated] x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.)


**Note:** This module is recommended and compatible with Pb-Free Reflow Soldering and must be soldered using a reflow profile with a peak temperature of no more than  $260~^{\circ}$ C for less than 5~seconds.




# **60. PACKAGING DETAILS**

The SLDN-12D1Ax modules are supplied in tape & reel as standard.

All Dimensions are in millimeters and (in inches).





Reel Dimensions: Outside Dimensions: Inside Dimensions: Tape Width:

330.2 mm (13.00) 177.8 mm (7.00") 24.00 mm (0.945")





#### 61. SURFACE MOUNT INFORMATION

#### **Pick and Place**

The SLDN-12D1Ax modules use an open frame construction and are designed for a fully automated assembly process. The modules are fitted with a label designed to provide a large surface area for pick and place operations. The label meets all the requirements for surface mount processing, as well as safety standards, and is able to withstand reflow temperatures of up to 300oC. The label also carries product information such as product code, serial number and the location of manufacture.

#### **Nozzle Recommendations**

The SLDN-12D1Ax module weight has been kept to a minimum by using open frame construction. Variables such as nozzle size, tip style, vacuum pressure and placement speed should be considered to optimize this process. The minimum recommended inside nozzle diameter for reliable operation is 3mm. The maximum nozzle outer diameter, which will safely fit within the allowable component spacing, is 7 mm.

#### **Bottom Side / First Side Assembly**

This SLDN-12D1Ax module is not recommended for assembly on the bottom side of a customer board. If such an assembly is attempted, components may fall off the module during the second reflow process.

#### **Lead Free Soldering**

The SLDN-12D1Ax modules are lead-free (Pb-free) and RoHS compliant and fully compatible in a Pb-free soldering process. Failure to observe the instructions below may result in the failure of or cause damage to the modules and can adversely affect long-term reliability.

#### **Pb-free Reflow Profile**

Power Systems will comply with J-STD-020 Rev. C (Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures. This standard provides a recommended forced-air-convection reflow profile based on the volume and thickness of the package (table 4-2). The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Fig. 50. Soldering outside of the recommended profile requires testing to verify results and performance.

### **MSL Rating**

The SLDN-12D1Ax modules have a MSL rating of 2A.

#### **Storage and Handling**

The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of  $\leq$  30°C and 60% relative humidity varies according to the MSL rating (see J-STD-033A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.




Figure 51. Recommended linear reflow profile using Sn/Ag/Cu solder.

### **Post Solder Cleaning and Drying Considerations**

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).



# **REVISION HISTORY**

DATE	REVISION	CHANGES DETAIL	APPROVAL
2011-10-19	Α	First release	HL LU
2012-05-09	В	Adding patent information.	HL LU
2015-7-2	С	Update part selection, output specifications, general specifications, analog voltage margining, output voltage adjustment using the POWER MANAGEMENT BUS, POWER MANAGEMENT BUS adjustable overcurrent warning, POWER MANAGEMENT BUS adjustable input undervoltage lockout, measuring output current using the POWER MANAGEMENT BUS, summary of supported POWER MANAGEMENT BUS commands, example application circuit, packaging details, MSL rating, add Digital Interface Specifications.	XF Jiang
2017-05-31	D	Update the version	HL Lu
2019-01-17	Е	Disclaimer added: Disclaimer: Power Management Bus is a registered trademark of SMIF, Inc.	

# For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



**Asia-Pacific** +86 755 298 85888

**Europe, Middle East** +353 61 225 977

North America +1 408 785 5200