


NOTES (UNLESS OTHERWISE SPECIFIED):


1. PRINTED CIRCUIT BOARD CLASS 2/31, IPC 4012, OR IPC 4013 DEPENDANT ON TYPE OF LAMINATE MATERIAL.
2. LAMINATE MATERIAL SHALL MEET THE REQUIREMENTS OF IPC 4101 (NORMAL DIELECTRIC THICKNESS WITHIN 1% TOL OF STACKUP DETAIL).
3. FINISH: ENIG 2 MICRO-INCHES MINIMUM OF GOLD OVER 118-236 MICRO-INCHES OF NICKEL.
4. TOP SIDE SHOWN.
5. HOLE DIAMETERS ARE AFTER PLATING, 0.8 MIL AVERAGE.
6. SILKSCREEN BOTH SIDES USING EPOXY OR ACRYLIC BASED WHITE CONDUCTIVE INK. ALL CONDUCTIVE AREAS SHOULD BE REMOVED FROM ANY CONDUCTIVE SURFACE. NO STICKERS OR PADS.
7. SILK VENDOR ID, UL DESIGNATION, AND DATE CODE ON THE BACKSIDE.
8. NON-DRY MASK BOTH SIDES GREEN USING LIQUID PHOTO IMAGEABLE METHOD.
9. IMPERANCE REQUIREMENTS ARE AS FOLLOWS: 10% TOLERANCE. ALL DIMENSIONS ARE SINGLE ENDED. TRACE WIDTHS SHALL NOT BE MODIFIED WITHOUT APPROVAL FROM ON SEMICONDUCTOR.
10. ALL ANISOTROPIC RESIST MEDIA FROM ON SEMICONDUCTOR.
11. TOOLING HOLES ARE TO BE DRILLED AWAY AT THE SAME TIME AS OTHER HOLES.
12. ALL MATERIALS ARE TO BE ROHS AND WEE COMPLIANT.
13. LATER STACKUP CORRECTION IS SUBJECT TO THE ON SEMICONDUCTOR APPROVAL.
14. EMBER PLATING IS NOT TO BE USED FOR ANY OF THE PADS TO BE MAINTAINED.
15. REMOVAL OF NON-FUNCTIONAL PADS ON INNER LAYERS IS ACCEPTABLE.
16. DO NOT PROVIDE BOARDS IN ARRAY FORMAT.


MATERIALS TO BE USED			
FINISH	THICKNESS (MIL)	PLATING	PLATING
1	14.0	ENIG 2/3	14
2	14.0	ENIG 2/3	14
3	14.0	ENIG 2/3	14
4	14.0	ENIG 2/3	14
5	14.0	ENIG 2/3	14
6	14.0	ENIG 2/3	14
7	14.0	ENIG 2/3	14
8	14.0	ENIG 2/3	14
9	14.0	ENIG 2/3	14
10	14.0	ENIG 2/3	14
11	14.0	ENIG 2/3	14
12	14.0	ENIG 2/3	14
13	14.0	ENIG 2/3	14
14	14.0	ENIG 2/3	14
15	14.0	ENIG 2/3	14
16	14.0	ENIG 2/3	14
17	14.0	ENIG 2/3	14
18	14.0	ENIG 2/3	14
19	14.0	ENIG 2/3	14
20	14.0	ENIG 2/3	14
21	14.0	ENIG 2/3	14
22	14.0	ENIG 2/3	14
23	14.0	ENIG 2/3	14
24	14.0	ENIG 2/3	14
25	14.0	ENIG 2/3	14
26	14.0	ENIG 2/3	14
27	14.0	ENIG 2/3	14
28	14.0	ENIG 2/3	14
29	14.0	ENIG 2/3	14
30	14.0	ENIG 2/3	14
31	14.0	ENIG 2/3	14
32	14.0	ENIG 2/3	14
33	14.0	ENIG 2/3	14
34	14.0	ENIG 2/3	14
35	14.0	ENIG 2/3	14
36	14.0	ENIG 2/3	14
37	14.0	ENIG 2/3	14
38	14.0	ENIG 2/3	14
39	14.0	ENIG 2/3	14
40	14.0	ENIG 2/3	14
41	14.0	ENIG 2/3	14
42	14.0	ENIG 2/3	14
43	14.0	ENIG 2/3	14
44	14.0	ENIG 2/3	14
45	14.0	ENIG 2/3	14
46	14.0	ENIG 2/3	14
47	14.0	ENIG 2/3	14
48	14.0	ENIG 2/3	14
49	14.0	ENIG 2/3	14
50	14.0	ENIG 2/3	14
51	14.0	ENIG 2/3	14
52	14.0	ENIG 2/3	14
53	14.0	ENIG 2/3	14
54	14.0	ENIG 2/3	14
55	14.0	ENIG 2/3	14
56	14.0	ENIG 2/3	14
57	14.0	ENIG 2/3	14
58	14.0	ENIG 2/3	14
59	14.0	ENIG 2/3	14
60	14.0	ENIG 2/3	14
61	14.0	ENIG 2/3	14
62	14.0	ENIG 2/3	14
63	14.0	ENIG 2/3	14
64	14.0	ENIG 2/3	14
65	14.0	ENIG 2/3	14
66	14.0	ENIG 2/3	14
67	14.0	ENIG 2/3	14
68	14.0	ENIG 2/3	14
69	14.0	ENIG 2/3	14
70	14.0	ENIG 2/3	14
71	14.0	ENIG 2/3	14
72	14.0	ENIG 2/3	14
73	14.0	ENIG 2/3	14
74	14.0	ENIG 2/3	14
75	14.0	ENIG 2/3	14
76	14.0	ENIG 2/3	14
77	14.0	ENIG 2/3	14
78	14.0	ENIG 2/3	14
79	14.0	ENIG 2/3	14
80	14.0	ENIG 2/3	14
81	14.0	ENIG 2/3	14
82	14.0	ENIG 2/3	14
83	14.0	ENIG 2/3	14
84	14.0	ENIG 2/3	14
85	14.0	ENIG 2/3	14
86	14.0	ENIG 2/3	14
87	14.0	ENIG 2/3	14
88	14.0	ENIG 2/3	14
89	14.0	ENIG 2/3	14
90	14.0	ENIG 2/3	14
91	14.0	ENIG 2/3	14
92	14.0	ENIG 2/3	14
93	14.0	ENIG 2/3	14
94	14.0	ENIG 2/3	14
95	14.0	ENIG 2/3	14
96	14.0	ENIG 2/3	14
97	14.0	ENIG 2/3	14
98	14.0	ENIG 2/3	14
99	14.0	ENIG 2/3	14
100	14.0	ENIG 2/3	14


MATERIALS TO BE USED			
FINISH	THICKNESS (MIL)	PLATING	PLATING
1	14.0	ENIG 2/3	14
2	14.0	ENIG 2/3	14
3	14.0	ENIG 2/3	14
4	14.0	ENIG 2/3	14
5	14.0	ENIG 2/3	14
6	14.0	ENIG 2/3	14
7	14.0	ENIG 2/3	14
8	14.0	ENIG 2/3	14
9	14.0	ENIG 2/3	14
10	14.0	ENIG 2/3	14
11	14.0	ENIG 2/3	14
12	14.0	ENIG 2/3	14
13	14.0	ENIG 2/3	14
14	14.0	ENIG 2/3	14
15	14.0	ENIG 2/3	14
16	14.0	ENIG 2/3	14
17	14.0	ENIG 2/3	14
18	14.0	ENIG 2/3	14
19	14.0	ENIG 2/3	14
20	14.0	ENIG 2/3	14
21	14.0	ENIG 2/3	14
22	14.0	ENIG 2/3	14
23	14.0	ENIG 2/3	14
24	14.0	ENIG 2/3	14
25	14.0	ENIG 2/3	14
26	14.0	ENIG 2/3	14
27	14.0	ENIG 2/3	14
28	14.0	ENIG 2/3	14
29	14.0	ENIG 2/3	14
30	14.0	ENIG 2/3	14
31	14.0	ENIG 2/3	14
32	14.0	ENIG 2/3	14
33	14.0	ENIG 2/3	14
34	14.0	ENIG 2/3	14
35	14.0	ENIG 2/3	14
36	14.0	ENIG 2/3	14
37	14.0	ENIG 2/3	14
38	14.0	ENIG 2/3	14
39	14.0	ENIG 2/3	14
40	14.0	ENIG 2/3	14
41	14.0	ENIG 2/3	14
42	14.0	ENIG 2/3	14
43	14.0	ENIG 2/3	14
44	14.0	ENIG 2/3	14
45	14.0	ENIG 2/3	14
46	14.0	ENIG 2/3	14
47	14.0	ENIG 2/3	14
48	14.0	ENIG 2/3	14
49	14.0	ENIG 2/3	14
50	14.0	ENIG 2/3	14
51	14.0	ENIG 2/3	14
52	14.0	ENIG 2/3	14
53	14.0	ENIG 2/3	14
54	14.0	ENIG 2/3	14
55	14.0	ENIG 2/3	14
56	14.0	ENIG 2/3	14
57	14.0	ENIG 2/3	14
58	14.0	ENIG 2/3	14
59	14.0	ENIG 2/3	14
60	14.0	ENIG 2/3	14
61	14.0	ENIG 2/3	14
62	14.0	ENIG 2/3	14
63	14.0	ENIG 2/3	14
64	14.0	ENIG 2/3	14
65	14.0	ENIG 2/3	14
66	14.0	ENIG 2/3	14
67	14.0	ENIG 2/3	14
68	14.0	ENIG 2/3	14
69	14.0	ENIG 2/3	14
70	14.0	ENIG 2/3	14
71	14.0	ENIG 2/3	14
72	14.0	ENIG 2/3	14
73	14.0	ENIG 2/3	14
74	14.0	ENIG 2/3	14
75	14.0	ENIG 2/3	14
76	14.0	ENIG 2/3	14
77	14.0	ENIG 2/3	14
78	14.0	ENIG 2/3	14
79	14.0	ENIG 2/3	14
80	14.0	ENIG 2/3	14
81	14.0	ENIG 2/3	14
82	14.0	ENIG 2/3	14
83	14.0	ENIG 2/3	14
84	14.0	ENIG 2/3	14
85	14.0	ENIG 2/3	14
86	14.0	ENIG 2/3	14
87	14.0	ENIG 2/3	14
88	14.0	ENIG 2/3	14
89	14.0	ENIG 2/3	14
90	14.0	ENIG 2/3	14
91	14.0	ENIG 2/3	14
92	14.0	ENIG 2/3	14
93	14.0	ENIG 2/3	14
94	14.0	ENIG 2/3	14
95	14.0	ENIG 2/3	14
96	14.0	ENIG 2/3	14
97	14.0	ENIG 2/3	14
98	14.0	ENIG 2/3	14
99	14.0	ENIG 2/3	14
100	14.0	ENIG 2/3	14

MATERIALS TO BE USED		SIGNATURES		DATE	ON SEMICONDUCTOR	
DESIGNER	DATE	DESIGNER	DATE	4-PORT USB TYPE-C PD SOURCE		
CHECKER	DATE	CHECKER	DATE	REV2		
DATE	DATE	DATE	DATE	ONSEC-17-038		
DATE	DATE	DATE	DATE	FABRICATION		
DATE	DATE	DATE	DATE	1 OF 3		











ASSEMBLY TOP NOTES (UNLESS OTHERWISE SPECIFIED):


1. ASSEMBLE AND INSPECT PER IPC-A-610 CLASS 3.
2. SOLDER TAPER, AND ROHS TYPES SHOULD BE DEFINED IN QUOTATION FROM MANUFACTURER OR INDIVIDUAL PARTS.
3. IF PAPER BOARDS ARE SUPPLIED BY ON SEMICONDUCTOR THEY WILL BE ASSEMBLY UNLESS EQUIVALENT PART APPROVED BY ON SEMICONDUCTOR.
4. ONLY PARTS CONTAINED IN BILL OF MATERIALS SMALL USED FOR TURN-KEY ASSEMBLY UNLESS EQUIVALENT PART APPROVED BY ON SEMICONDUCTOR.
5. REMOVE ANY CAPTOP TAPE COVERING COMPONENTS EXCEPT FOR IMAGE GENERATION WITH LASER CUT AND REMOVE.
6. COMP. REFERENCE IN BILL OF MATERIALS MEANS DO NOT INSTALL AND THESE PARTS ARE NOT PROVIDED FOR BOARD BILL.
7. RETURN ALL COMPS AND TURN-KEY UNASSEMBLED OR EXTRA COMPONENTS WITH ASSEMBLED PCB.
8. SOLDER HEAT PROFILE IS REQUIRED BY ASSEMBLER TO ENSURE PROPER BARRIER SOLDER ATTACH.
9. BARRIER SOLDER ATTACH ON BGA PACKAGES ARE REQUIRED TO BE X-RAY'ED FOR BARREN SOLDER ATTACH.
10. NO LARBA COVER BITE ARE ALLOWED ON EDGE OF FINISHED PCB. USE PLUNGING MOUNT PADS IS ACCEPTABLE.
11. SOLDER MASS BARREL MISTIE TO AVOID ASSEMBLY ISSUES ON LARGE PLUNGING MOUNT PADS IS ACCEPTABLE.
12. IF ASSEMBLY BOTTOM NOTES ARE NOT FOUND USE TOP NOTES.





UNLESS OTHERWISE SPECIFIED	SIGNATURES		DATE	SEMICONDUCTOR	
DESIGNED BY	DESIGNED BY	DESIGNED BY		4-PORT USB TYPE-C PD SOURCE	
DESIGNED BY	DESIGNED BY	DESIGNED BY			
DESIGNED BY	DESIGNED BY	DESIGNED BY			
DESIGNED BY	DESIGNED BY	DESIGNED BY			
DATE	DATE	DATE	REV	REV	REV
			D	REV2	ONSEC-17-038
DATE	DATE	DATE	DATE	DATE	DATE
	1/1		ASSEMBLY TOP		2 OF 3




























ASSEMBLY TOP NOTES (UNLESS OTHERWISE SPECIFIED):

1. ASSEMBLE AND INSPECT PER IPC-A-610 CLASS 3.
2. SOLDER, TAVE, AND ROHS TYPES SHOULD BE DEFINED IN QUOTATION FROM MANUFACTURER.
3. IF BARE BOARDS ARE SUPPLIED BY ON SEMICONDUCTOR THEY WILL BE IN ARRAY OR INDIVIDUAL PIECES.
4. ONLY PARTS CONTAINED IN BILL OF MATERIALS SHALL BE USED FOR TURN-KEY ASSEMBLY UNLESS EQUIVALENT PART APPROVED BY ON SEMICONDUCTOR.
5. REMOVE ANY TAPE OR TAPE COVERING COMPONENTS EXCEPT FOR IMAGE SENSORS. TAPE SHOULD BE REMOVED IF TENS OR TENS HOLDER PARTS ARE NOT REQUIRED FOR BOARD BUILD.
6. DON'T REFERENCE IN BILL OF MATERIALS BEAMS DO NOT INSTALL AND THESE PARTS ARE NOT REQUIRED FOR BOARD BUILD.
7. RETURN ALL COMPONENTS AND TURN-KEY UNASSEMBLED OR EXTRA COMPONENTS WITH ASSEMBLED PCBs.
8. BUMP HEAT PROFILE IS REQUIRED BY ASSEMBLER TO ENSURE PROPER SOLDER ATTACHMENT.
9. HARDEN SOLDER FOR QFN, BGA PACKAGES ARE REQUIRED TO BE X-RAYED FOR PC BOARD MOUNTS. BGA PACKAGES ARE ALLOWED ON TOP OF FINISHED PCB. USE SURFACE MOUNT PADS IS ACCEPTABLE.
10. SOLDER MASK BARRELS RELIEF TO AVOID ASSEMBLY ISSUES ON LARGE SURFACE MOUNT PADS IS ACCEPTABLE.
11. PLACE HEAT SINKS FOR B1 THEN FASTEN TO B1 BEFORE PLACING L5
12. IF ASSEMBLY BOTTOM NOTES ARE NOT FOUND USE TOP NOTES.
13. PLACE B1 BEFORE OTHER THROUGH HOLE PARTS - REQUIRED FOR HEATSINK SPACING
14. O1 AND O2 USE PROVIDED HEATSINKS, NOT LISTED IN BOM - PLEASE MOUNT THESE TO THE T0220 PACKAGE
15. L6 REQUIRES PIN 12 TO BE REMOVED BEFORE PLACING

UNLESS OTHERWISE SPECIFIED	SIGNATURES	DATE	 SEMICONDUCTOR
DIMENSIONS ARE IN MILLS UNLESS OTHERWISE SPECIFIED	DESIGN: _____ CHECKED: _____ ENGINEER: _____ DRAWN: _____	DESIGNER: _____ CHECKER: _____ ENGINEER: _____ DRAWER: _____	
	DATE: _____ SCALE: _____	REV: _____ REV: _____	BOM NO: _____ ONSEC-18-022
		DATE: 1/1	SHEET: ASSEMBLY TOP 2 OF 3

