

UM2699

User manual

STSW-L99UDL01 Graphical User Interface

Introduction

This document describes the STSW-L99UDL01 Graphical User Interface (GUI) dedicated to run the EVAL-L99UDL01.

The EVAL-L99UDL01 evaluation board is designed for Automotive Door Lock application and it consists of a motherboard and a daughterboard on which the L99UDL01 device is assembled. Both the boards provide electronic control modules with enhanced power management functionalities including a standby mode. The evaluation board is designed to drive multiple brushed DC motors.

The STSW-L99UDL01 has been developed using C++ and it works with a motherboard based on SPC560B microcontroller programmed with dedicated firmware that drives the L99UDL01 assembled in the daughter board.

57

EVAL-L99UDL01 connection 1

The following figure shows how to connect the EVAL-L99UDL01 to the PC (refer to EVAL-L99UDL01 technical documentation for more information on the board).

Figure 1. EVAL-L99UDL01 connection

Mother board

Daughter board



Mini-USB Cable

2 GUI installation

57

- 1. Install FTDI driver from supplier website (FTDI);
- 2. Complete the connection (see Figure 1), then Power on;
- 3. Run "Setup_v2.1.exe" and select the appropriate device from the list;
- 4. If you receive communication error message, please select the right serial port manually according to your configuration;
- 5. Once the right serial port is selected, the GUI will return the firmware version on the bottom right side of the GUI window.

3 Main GUI window

When the board is connected and the USB driver is installed the message "Board connected and ready" will be displayed on the bottom left part of the main window.

This User Manual provides the guidelines to actuate easily and quickly the device outputs. Therefore, it will focus just on the main panel "Standard Control & Outputs" of the GUI. For further and more accurate information about each device feature please refer to L99UDL01 datasheet.

477 L99UDL01 Evaluation Board GUI	and the second second					
File Communication Settings Services Debug Help (C) Copyright 2019, STMicroelectronics, ADG LOW VOLTAGE&BODY DIVISION						
L99UDL01 EvalBoard Universal Door Lock	01:02:02:00:00:00:00:00 01:02:02:00:00:00:00:00	14552 13326		oard Status VBat 0.1 V Device Status NORMAL	Go To NORMAL Go To STDBY	
rev. 2.1 November 2019 life.augmented 5	Microelectronics assumes no responsibility	for the consequences of the us	se of this application			
Standard Control & Outputs Control Registers Status Registers	SPI History Device Info					
Integrated Half Bridge Outputs Control		PWM F	requency	Diagnostic		
C Detected	OFF State Diagnostic	10 KHz	, <u> </u>	Global Status Byte		
Group GROUP 1 MASTER	Driving Mode	I Current PWM D	Juty Cocle	GSBN RSTB SPIE FE2 FE1	DE GW	
				General Faults		
LS Disable during Braking		6.25 %		CPLOW VSLVI VSOVSD V3V	3UV VDDUV	
	10A F			SPI Faults		
LS Disable during Braking	Current PWM	6.25 %		SPI_FAIL WRT_FAI RD_FAIL	Output Status	
Force OUT2 ON				TSD6 TSD5 TSD4	READY	
HS OUT 3	Current PWM 1.UA	6.25 %		TSD3 TSD2 TSD1	Heset Status	
Force OUT3 ON				FLT6_1 FLT6_0 FLT5_1		
2 HS OUT 4	1, 1			FLT5_0 FLT4_1 FLT4_0		
	Current PWM 3.0 A	6.25 %		FLT2_0 FLT1_1 FLT1_0		
Force OUT4 ON				External Hbridge Faults	Clear all error flags	
HS OUT 5				EXTF2_1 EXTF2_0		
Force OUTS ON				EXIF1_1EXIF1_0		
				TW6 TW5 TW4		
ES Disable during Braking Force OUT6 ON				TW3 TW2 TW1		
Farmel U.K.Raine Canada						
External Hair Bridge Outputs Control				Actuation		
VDS Fault Detected				Actuation ON Time 100 ms 👻		
		Thermal Shutdown A	ction Single Output	Astronom Balling		
HS EXT 1		DO	UT Pin OFF 💌	Actuation Braking Time 0 ms		
LS Disable during Braking VDSth E	EXT1 1.00 V Vos EXTT 1 us Vos					
					IATION TRICCER	
LS Disable during Braking						
Force EX12 ON	Currer	nt Graph				
					SPI Trigger	
Board connected and ready				L99UDL01 Eval Board, fw. rev	.1.1	



4 Standard control & Output panel

4.1 Group option

Starting from the left-hand side of the panel, the Group option allows grouping together from two to three outputs. For instance, in the configuration depicted in Figure 3, OUT1, OUT2 and OUT3 are left independent, while OUT4, OUT5 and OUT6 belong to the same group. All the outputs belonging to the same group (Group 2) will move together following the master output configuration (OUT4). The outputs belonging to the same group OUT4, OUT5 and OUT6 are meant to be connected to the same load terminal.

19 L99UDL01 Evaluation Board GUI	and the second		-	
File Communication Settings Services Debug H	Help	(C) Copyrig	ht 2019, STMicroelectronics, ADG LO	W VOLTAGE&BODY DIVISION
L99UDL01 EvalBoard Universal Door Lock	Tx: 01:02:02:00:00:00 Rx: 01:02:02:00:00:00	:00:00 14552 :00:04 13326	III 🗢 🍐	Board Status Device Status Go To NORMAL VBat 0.1 V NORMAL Go To STDBY
Lite.augmented	g s invicioelectionics assumes no re	esponsibility for the consequ	iences of the use of this application	
Standard Control & Outputs Control Registers Status Regi	sters SPI History Device Info			
Integrated Half Bridge Outputs Control			PWM Frequency	Diagnostic
C Detected	DFF State Diagr	nostic	10 KHz	Global Status Byte
Group Group 1 MASTER	Divis Made	Regulated Connect	Pu/M Duty Cuolo	GSBN RSTB SPIE FE2 FE1 DE GW
	Driving Mode	negulateu culterit	I WM Duty Cycle	General Faults
LS Disable during Braking	Current PWM	1.UA	6.25 %	CPLOW VSLVI VSOVSD V3V3UV VDDUV
Force OUT1 ON				SPI Faults
IS OUT 2	Current PWM	<u>1.0A</u>	6.25 %	SPI_FAIL WRT_FAI RD_FAIL Output Status
Force OUT2 ON				HBridge Faults READY
HS COUT 3	Current PWM	1.0A	6.25 %	TSD5 TSD5 TSD4 Reset Status
LS Force OUT3 ON	1 1			FLT6 1 FLT6 0 FLT5 1
Group CROUP 2 MASTER				FLT5_0 FLT4_1 FLT4_0
	Current PWM	3.0 A J	6.25 %	FLT3_1 FLT3_0 FLT2_1
Force OUT4 ON		(m	n 1111111111111111	External Hbridge Faults Close all error flage
HS COUT 5				EXTF2_1 EXTF2_0
LS Disable during Braking				EXTF1_1 EXTF1_0
				Warnings
LS Disable during Braking				TW6 TW5 TW4 TW3 TW2 TW1
Force OUT6 ON				
External Half Bridge Outputs Control				Actuation
VDS Fault Detected				Actuation ON Time 100 ms
		Therma	I Shutdown Action Single Output 👻	
ис 🗅				Actuation Braking 0 ms
LS Disable during Braking VD	Sth EXT1 1.00 V VDS EXT	1 1 us 👻		Time Time
Force EXT1 ON	Dianking (i	me'	DITHN	
HS EXT 2 VDSth EXT2 1.00V VDS EXT2 1 us V				EMERGENCY OVERRIDE ACTUATION TRIGGER
L3 5 Disable during Braking blanking time blanking time				EMGCY MODE EN OUT HIGH
				SPI Trigger
Producer de la contra				
Board connected and ready				L99UDL01 Eval Board, fw. rev.1.1

Figure 3. Group control

4.2 HS/LS option

The HS/LS option of each output selects which MOSFET turn on during the actuating phase of each timed actuation. No selection means that the corresponding output will be staying in high impedance during the actuating phase. When both HS and LS of the same output are selected, the corresponding output will be staying in high impedance during the actuating phase of any timed actuation.

Connecting a load between OUT1 and EXT1 means that in order to drive it a diagonal should be closed (OUT1HS-EXT1LS or OUT1LS-EXT1HS). In the configuration depicted in Figure 4, OUT1HS, OUT4/5/6LS, EXT2HS and EXT1LS MOSFETs will be closed during the actuating phase (ON Time) of any timed actuation.



Figure 4. Internal and External half bridge outputs control



4.3 Driving mode, Regulated current and PWM duty cycle controls

The Driving Mode and Regulated Current/PWM Duty Cycle controls allow configuring the driving mode of each output/group. The Force OUTx ON check box will force the corresponding selected HS/LS MOSFET to be always on (regardless of the actuation status). The Disable during Braking option allows disabling the corresponding Half Bridge during the actuation braking phase.

File Communication Settings Sentice Debug (C) Copyright 2019, STMicroelectronics, ADE LOW VOLTAGESBOOY DMSION L99UDL01 Evaluation Evaluation Evaluation Evaluation Evaluation Boad Boad Boad Boad Boad Boad Boad Evaluation Evalu	477 L99UDL01 Evaluation Board GUI	and the second						
L99UDL01 EvalBoard Universal Door Lock Universal Door Lock Tr: 0.1102/02100100100100101 14552 III Cred Status Peard Status Peard Status Void Status Normal Go to NORMAL Verve 21 November 2019 Tits 0.00000000 Status to concentrate no responsible for the concequences of the use of this application III Cred Status Device Status Go to NORMAL Go to NORMAL Standard Control & Outputs Concentrate no responsible for the concequences of the use of this application IIII Cred Status Device Status Go to NORMAL Standard Control & Outputs Concentrate no responsible for the concequences of the use of this application IIIII Cred Status Device Status Go to NORMAL Standard Control & Outputs Concentrate no responsible for the concequences of the use of this application IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	File Communication Settings Services Debug Help		(C) Copyright 2019, STMicroelectronics, ADG LO	W VOLTAGE&BODY DIVISION				
Standard Control & Output: Control Register: Status Register: <td>L99UDL01 EvalBoard Universal Door Lock rev. 2.1 November 2019</td> <td>: 01:02:02:00:00:00:00:00 : 01:02:02:00:00:00:00:04 Microelectronics assumes no responsibility for</td> <td>14552 III IIII IIII IIII IIII IIII IIII IIII IIII IIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII</td> <td>Board Status Device Status Go To NORMAL VBat 0.1 V NORMAL Go To STDBY</td>	L99UDL01 EvalBoard Universal Door Lock rev. 2.1 November 2019	: 01:02:02:00:00:00:00:00 : 01:02:02:00:00:00:00:04 Microelectronics assumes no responsibility for	14552 III IIII IIII IIII IIII IIII IIII IIII IIII IIII IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Board Status Device Status Go To NORMAL VBat 0.1 V NORMAL Go To STDBY				
Group C Detected OFF State Diagnostic OWH requency I Group Group 1 MASTER OUT 1 Group 1 MASTER I Group Group 1 MASTER IOKHz Group 1 MASTER I Group 1 MASTER OUT 1 Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOKHz Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOK Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOA Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOA Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOA Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOA Group 1 MASTER Group 1 MASTER I Group 1 MASTER IOA Group 1 MASTER Group 1 MASTER I Group 1 MASTER Group 1 MASTER Group 1 MASTER Group 1 MASTER I Group 1 MASTER I Group 1 MASTER Grore 0UTS 0N Grore 0UTS 0N <t< td=""><td>Standard Control & Outputs Control Registers Status Registers</td><td colspan="7">Standard Control & Dutputs Control Registers SPI History Device Info </td></t<>	Standard Control & Outputs Control Registers Status Registers	Standard Control & Dutputs Control Registers SPI History Device Info						
Image: Control in Master R Diving Mode Fegulated Current PVM Duby Lycle Image: Control in Contro in Control in Control in Control in Contro in	OC Detected Regulated Current Not Reached Group	OFF State Diagnostic	10 KHz	Global Status Byte GSBN RSTB SPIE FE2 FE1 DE GW				
HS OUT 2 Output Status Disable during Braking Current + PWM 1.0.4 6.25 % Image: Current + PWM 0.4 HS OUT 3 Current + PWM 1.0.4 6.25 % Image: Current + PWM 0.4 PHS PHS 0.4 PHS 0.4 PHS 0.4 PHS 0.4 PHS 0.4 PHS P	HS US Court 1 LS Court 1 Clisable during Braking Force OUT1 ON	Current PWM	6.25 %	General Faults CPLOW VSLVI VSOVSD V3V3UV VDDUV SPI Faults				
HS OUT 3 Current PVNL 1.0.A E25 % Formation of the status Formation of the st	HS Disable during Braking Force OUT2 ON	Current PWM	6.25 %	SPI_FAIL WRT_FAI_RD_FAIL Output Status HBridge Faults READY				
Crock of a mastrax HS Out 4 IS Disable during Braking Porce OUTS ON VDS Fault Detected HS OUT F IS Disable during Braking Porce OUTS ON VDS Fault Detected HS OUT F IS Disable during Braking VDSth EXT1 100 VDS EXT1 100 VDS Fault Detected DOUT Pin DITHN DITHN	HS LS Disable during Braking Force OUTS ON	Current PWM	6.25 %	TSD5 TSD4 Reset Status TSD3 TSD2 TSD1 FLT6_1 FLT6_0 FLT5_1				
Image: Section	CROUP & MASTER Source out a during Braking Force OUT 4 ON	Current . PWM 3.0 A	6.25 %	FLT3_0 FLT4_1 FLT4_0 FLT3_1 FLT3_0 FLT2_1 FLT2_0 FLT1_1 FLT1_0 Evternal Huidee Fault				
HS OUT 6 Disable during Braking Force OUTS ON External Half Bridge Outputs Control TWS TW2 TW1 Waitings Two Tw2 Tw1 Waitings Actuation ON Time 100 ms HS Ext 1 Isable during Braking VDS th EXT1 1.00V VDS Fault Detected DOUT Pin DFF DITHN	HS OUT 5 LS Force OUTS ON			EXTF2_1EXTF2_0 EXTF1_1EXTF1_0				
External Hall Bridge Outputs Control VDS Fault Detected HS EXT 1 Disable during Braking VDS th EXT1 1.00V VDS Fault Detected DOUT Pin DFF DITHN	HS Disable during Braking Force OUT6 ON			TW6 TW5 TW4 TW3 TW2 TW1				
WDS Fault Detected Thermal Shutdown Action Single Output Actuation DN Time 100 ms Actuation DN Time 100 ms HS EXT 1 Disable during Braking VDS EXT1 1 us DOUT Pin DFF Actuation Braking Time HS Force EXT1 01 UDS the EXT1 1 us DITHN DITHN Image: Comparison of the ext of th	External Half Bridge Outputs Control							
HS EXT 1 US VDSth EXT1 1.00V VDS EXT1 1 US VDSth EXT1 00V VDS EX	VDS Fault Detected		Thermal Shutdown Action Single Output 💌	Actuation ON Time 100 ms 💌				
Force EXT10N UITHN	HS EXT 1 LS Disable during Braking VDSth E	EXT1 1.00 V VDS EXT1 1 us VDS EXT1	DOUT Pin OFF -	Actuation Braking Oms				
VDSth EXT2 1.00V VDSth	Force EXT1 ON EXT 2 US US US US US US US U	EXT2 1.00 V VDS EXT2 1 us VDS EXT2		EMERGENCY OVERRIDE ACTUATION TRIGGER				
Force EXT2 ON Current Graph EMGCY MODE EN OUT HIGH	Force EXT2 ON	Dianking kino	Current Graph	EMGCY MODE EN OUT HIGH SPI Trigger				
Board connected and ready L99UDL01 Eval Board. fw. rev.1.1	Board connected and ready			L99UDL01 Eval Board, fw. rev.1.1				

Figure 5. Driving mode, Regulated current and PWM duty cycle controls

4.4 Actuation ON Time and Braking Time setting

The Actuation ON Time and Actuation Braking Time allow programming the actuation duration and the braking duration respectively. Indeed, any timed actuation consists of an ON phase where only the selected MOSFETs (HS/LS) are turned on for the programmed time (Actuation ON Time) and of a braking phase where the LS MOSFETs of all the half bridges (internal and external, even the not programmed/selected ones, which means OUT2 and OUT3 looking at the below GUI screenshot) are turned on for the programmed Actuation Braking Time. The Disable during braking option check box can be used in this case to disable the corresponding half bridge during braking phase.

57 L99UDL01 Evaluation Board GUI						
File Communication Settings Services Debug Help (C) Copyright 2019, STMicroelectronics, ADG LOW VOLTAGE&BODY DIVISION						
L99U Univer	JDL01 EvalBoard ersal Door Lock 11 November 2019	01:02:02:00:00:00:0 01:02:02:00:00:00:0 ficroelectronics assumes no respo	00:00 14552 00:04 13326 onsibility for the consequence	the use of this application	oard Status VBat 0.1 V Device Status NORMAL	Go To NORMAL Go To STDBY
Standa	ard Control & Outputs	CDI History Douise Info				
	ntegrated Half Bridge Butpute Control				Disensatio	
	OC Detected Regulated Durrent Not Reached	OFF State Diagnos	stic	PWM Frequency	Global Status Byte	DE GW
G	GROUP 1 MASTER	Driving Mode Re	egulated Current	PWM Duty Cycle	- Canada Faulta	
	LS Disable during Braking	Current PWM 1	I.O.A	6.25 %	CPLOW VSLVI VSOVSD V3	V3UV VDDUV
Г	HS OUT 2 LS Disable during Braking	Current PWM	I.O.A	6.25 %	SPI_FAIL_WRT_FAI_RD_FAIL	Output Status
I	HS LS Disable during Braking	Current PWM	I.O.A	6.25 %	TSD6 TSD5 TSD4 TSD3 TSD2 TSD1	Reset Status
Gr	TOUP CROUP 1 MASTER	Current I Data			FLT6_1 FLT6_0 FLT5_1 FLT5_0 FLT4_1 FLT4_0 FLT3_1 FLT3_0 FLT2_1	
	LS Force OUT4 ON		3.0 A	6.25 %	FLT2_0 FLT1_1 FLT1_0 External Hbridge Faults	Clear all error flags
F	HS OUT 5 LS Disable during Braking				EXTF2_1 EXTF2_0 EXTF1_1 EXTF1_0	
Ā	HS OUT 6 LS Disable during Braking				Warnings TW6 TW5 TW4 TW3 TW2 TW1	
	atoma I Uali Daidas Datauta Castal					
	VDS Fault Detected				Actuation ON Time 100 ms	
			Thermal SI	hutdown Action Single Output	Actuation Braking	
HS EXT 1 LS Disable during Braking VDSth EXT1 1.00 V VDS EXT1 1 us V				DOUT Pin	Time Ums 💌	
Force EXT1 ON				DITHN 🗖		UNTION TRICCER
US US VDSth EXT2 1.00V VUS EXT2 1 us US blanking time!			1 us 💌			
				Current Graph		SPI Trigger
В	Board connected and ready				L99UDL01 Eval Board, fw. re	v.1.1

Figure 6. Actuation ON Time and Braking time setting

4.5 EN OUT HIGH and SPI Trigger buttons

57

Any actuation can be triggered either by any EN OUT rising edge that can be achieved by pressing the EN OUT HIGH push button, or either via SPI by pushing the SPI Trigger button. This latter triggering source will be active just for EN OUT HIGH already pressed. For the emergency mode description, please refer to the L99UDL01 datasheet.

57 L99UDL01	1 Evaluation Board GUI	and the second				
File Comm	nunication Settings Services Debug Help		(C) Copyright 201	19, STMicroelectronics, ADG LOV	V VOLTAGE&BODY DIVISION	
L99UDL Universal rev. 2.1 No	01 EvalBoard I Door Lock lovember 2019	: 01:02:02:00:00:00:00:00 : 01:02:02:00:00:00:00:00 Microelectronics assumes no responsibili	y for the consequences	s of the use of this application	VBat 0.1 V Device Status Go To NORMAL Go To STDBY	
Standard Co	ontrol & Outputs Control Begisters Status Begisters	SPI History Device Info				
Integ	rated Half Bridge Outputs Control	or manage before mile				
, intog		OFF Class Discourses	Γ	PWM Frequency	Global Status Byte	
	OC Detected Regulated Current Not Reached	Urr State Diagnostic		10 KHz	GSBN RSTB SPIE FE2 FE1 DE GW	
Group	GROUP 1 MASTER	Driving Mode Regulat	ed Current	PWM Duty Cycle	General Faulte	
		Current '' PWM 1.0 A	I	6.25 %		
	L5 Disable during Braking	- · ·	(· · · · · · · · · · · · · · · · · · ·	0.23 %	CPL 5	
	HS OUT 2	0	I	6.25.%		
	LS Disable during Braking	Current PWM	/·····	0.23 %		
	Force OUT2 ON	1 1 1 1 1 1 1 1 1 1 1 1			TSD6 TSD5 TSD4 Break Classes	
	HS OUT 3	Current PWM		6.25 %	TSD3 TSD2 TSD1	
	Force OUT3 ON				FLT6_1 FLT6_0 FLT5_1	
	CROUP 2 MASTER				FLT5_0 FLT4_1 FLT4_0	
		Current PWM 3.0 A	<u> </u>	6.25 %	FLT2 0 FLT1 1 FLT1 0	
	Force OUT4 ON		,		External Hbridge Faults Clear all error flags	
v	HS OUT 5				EXTF2_1 EXTF2_0	
· · ·	LS Disable during Braking				EXTF1_1 EXTF1_0	
	HS COUT 6				Warnings	
10	LS Disable during Braking				TW6 TW5 TW4 TW3 TW2 TW1	
	Force OUT6 ON					
Extern	External Half Bridge Outputs Control Actuation					
	VDS Fault Detected				Actuation ON Time 100 ms	
			Thermal Shu	tdown Action Single Output 👻		
					Actuation Braking	
		VDS EXT1 1 us	-		Time	
Disable during Braking VUSth EXTL 1.00 V V blanking time 1 to V DITHN						
					EMERGENCY OVERBIDE ACTUATION TRIGGER	
LS Disable during Braking blanking time blanking time			<u> </u>			
	Force EXT2 ON			Current Graph		
					SPI Trigger	
Board	d connected and ready				L99UDL01 Eval Board, fw. rev.1.1	



Every rising edge at the EN OUT input pin will trigger a new timed actuation. The actuation will linger for the programmed actuation ON time and the programmed actuation braking time or until the EN OUT HIGH button is pressed.

Figure 8. SPI Trigger button



Every SPI frame sent by pushing this button will trigger a timed actuation as long as the EN OUT HIGH button is pressed and the previous timed actuation is over.

Revision history

Table 1. Document revision history

Date	Version	Changes
24-Mar-2020	1	Initial release.

Contents

1	EVAL	-L99UDL01 connection	2
2	GUI i	nstallation	3
3	Main	GUI window	4
4	Stand	lard control & Output panel	5
	4.1	Group option	5
	4.2	HS/LS option	6
	4.3	Driving mode, Regulated current and PWM duty cycle controls	7
	4.4	Actuation ON Time and Braking Time setting	8
	4.5	EN OUT HIGH and SPI Trigger buttons	9
Revi	ision h	listory	.11

List of figures

Figure 1.	EVAL-L99UDL01 connection	2
Figure 2.	Main GUI window	4
Figure 3.	Group control	5
Figure 4.	Internal and External half bridge outputs control	6
Figure 5.	Driving mode, Regulated current and PWM duty cycle controls	7
Figure 6.	Actuation ON Time and Braking time setting.	8
Figure 7.	EN OUT HIGH button	9
Figure 8.	SPI Trigger button	0

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved