## **Errata Sheet**

Rel. 1.7, 2019-06-24

Device TC29x

Marking/Step ES-BB, BB

Package see Data Sheet

No. 029/19

This Errata Sheet describes the deviations from the current user documentation.

Table 1 Current Documentation<sup>1)</sup>

TC29x B-Step User's Manual	V1.3	2014-12
TC290/TC297/TC298/TC299 BB-Step Data Sheet	V1.2	2019-03
TriCore TC1.6P & TC1.6E Core Architecture, Instruction Set	V1.0D10, V1.0D15	2012-02, 2013-07
OCDS User's Manual <sup>2)</sup>	V2.9.1	2014-11-24

- 1) Newer versions replace older versions, unless specifically noted otherwise.
- Distribution under NDA, only relevant for tool development not for application development.

Make sure you always use the corresponding documentation for this device (User's Manual, Data Sheet, Documentation Addendum (if applicable), TriCore Architecture Manual, Errata Sheet) available in category 'Documents' at <a href="https://www.infineon.com/AURIX">www.infineon.com/AURIX</a> and <a href="https://www.MyInfineon.com">www.MyInfineon.com</a>.

#### Conventions used in this document

Each erratum identifier follows the pattern **Module\_Arch.TypeNumber**:

- Module: subsystem, peripheral, or function affected by the erratum
- Arch: microcontroller architecture where the erratum was initially detected
  - AI: Architecture Independent
  - TC: TriCore
- Type: category of deviation



- [none]: Functional Deviation
- P: Parametric Deviation
- H: Application Hint
- D: Documentation Update
- Number: ascending sequential number within the three previous fields. As
  this sequence is used over several derivatives, including already solved
  deviations, gaps inside this enumeration can occur.

#### Notes

- This Errata Sheet applies to all temperature and frequency versions and to all memory size variants, unless explicitly noted otherwise. For a derivative synopsis, see the latest Data Sheet/User's Manual.
  - This Errata Sheet covers several device versions. If an issue is related to a particular module, and this module is not specified for a specific device version, this issue does not apply to this device version.
  - E.g. issues with identifier "ETH" do not apply to devices where no Ethernet MAC is specified, and issues with identifier "CIF" only apply to ADAS devices.
- Devices marked with EES or ES are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they should be used for evaluation only.
  - The specific test conditions for EES and ES are documented in a separate Status Sheet.
- 3. This device is equipped with TriCore "TC1.6P" cores. Some of the errata have workarounds which are possibly supported by the tool vendors. Some corresponding compiler switches need possibly to be set. Please see the respective documentation of your compiler.
  - For effects of issues related to the on-chip debug system, see also the documentation of the debug tool vendor.

TC29x, ES-BB, BB 2/315 Rel. 1.7, 2019-06-24



Table 2 History List

I able 2	Thistory List	
Version	Date	Remark
1.0	2014-09-30	This device step supports Workaround 4 for problem ADC_TC.068 (Effect of VAGND Cross Coupling on Conversion Result)
1.1	2015-04-10	<ul> <li>Updates see columns "Change" in errata sheet V1.1.</li> <li>Removed: <ul> <li>DMA_TC.023 (Conditional Linked List or Pattern Detection: No Timestamp Support) - documented in sub-chapters "Conditional Linked List" and "Pattern Detection" of the User's Manual</li> <li>DSADC_TC.007 (Connection of External Modulator not supported) - connections updated (no longer described) in User's Manual</li> <li>GTM_AI.H001 (TOM/ATOM: PWM generation with register CM0≥1) - documented in GTM sub-chapters "TOM Channel (TOM_CH[x])" and "ATOM Signal Output Mode PWM (SOMP)" of the User's Manual</li> <li>MTU_TC.H001 (Program RAM access not allowed during PTAG testing) - documented in CPU sub-chapter "MBIST usage recommendations" of the User's Manual</li> <li>QSPI_TC.H003 (Effects of GLOBALCON. RESETS during transmission) - description of bit field RESETS updated in User's Manual</li> </ul> </li> </ul>



Table 2 History List

Version	Date	Remark
1.2	2015-05-29	Updates see columns "Change" in errata sheet V1.2. Removed: • PORTS_TC.H007 (Pad Configuration Selection for SMU FSP (Error Pin)) - covered by SMU_TC.H001 (Write all bit fields of SMU_PCTL with one write access)
1.3	2016-02-04	New/updated text modules see columns     "Change" in errata sheet V1.3.     Removed:     ASCLIN_TC.H002 (Auto Baud Rate Operation) - description integrated in User's Manual, section "Auto Baud Rate Detection"
1.4	2016-07-29	<ul> <li>New/updated text modules see columns         "Change" in Table 46 of errata sheet V1.4.</li> <li>Removed:         <ul> <li>EBU_TC.P001 (EBU Performance Limitation) - see EBU_TC.P002 (EBU Timing Deviations) for this device step.</li> </ul> </li> </ul>
1.5	2017-03-31	<ul> <li>New/updated text modules see columns "Change" in tables 46 of errata sheet V1.5.</li> <li>Removed reference to "GTM-IP Gen1 IFX Errata Sheet" in Table 1 - all GTM errata relevant for this design step are considered in this TC29x errata sheet.</li> </ul>



Table 2 History List	<b>Table</b>	2	<b>History</b>	List
----------------------	--------------	---	----------------	------

Table 2	nistory List	
Version	Date	Remark
1.6	2018-02-23	Update: new/updated text modules see columns "Change" in tables 46 of errata sheet V1.6.
1.7	2019-06-24	<ul> <li>Update: new/updated text modules see columns "Change" in tables 46</li> <li>Most of the new/updated DMA_TC.* text modules result from the integration of Information Note No. 028/18 (DMA_TC2xx_EPN),</li> <li>DMA_TC.061 (DMA Double Buffering Operations) replaces the following text modules:  – DMA_TC.029 (DMA Double Buffering Overflow),  – DMA_TC.047 (DMA Double Buffering Buffer Switch),</li> <li>DMA_TC.057 (Double Buffering Overflow Causes Other Channel Corruption)</li> <li>The following text modules have been removed (covered in TC29xB Data Sheet V1.2):  – ADC_TC.P007 (Additional Parameter for Data Sheet: Wakeup Time t<sub>WU</sub>): see specification of t<sub>WU</sub> in TC29xB Data Sheet</li> <li>CHIP_TC.P001 (TC290 Chip Dimensions): see table "TC290 Chip Dimensions" in TC29xB Data Sheet</li> <li>PADS_TC.P004 (Input Low / High Voltage for LP Pad V<sub>ILHLP</sub> - Condition): see tables for Class LP pads in TC29xB Data Sheet</li> </ul>



Table 3 Errata fixed in this step

Errata	Short Description	Change
ADC_AI.008	Wait-for-Read condition for register GLOBRES not detected in continuous autoscan sequence	Fixed
ADC_AI.012	Losing Data in Sequences of Synchronous Conversions with both Standard and Alternate Reference	Fixed
ADC_AI.014	Wrong Result of Conversion in Cancel-Inject- Repeat Mode	Fixed
ADC_AI.H005	Handling the Alternate Reference	Fixed
ADC_AI.H006	Ratio of Module Clock to Converter Clock	Fixed
ADC_AI.H007	Ratio of Sample Time t <sub>S</sub> to SHS Clock f <sub>SH</sub>	Fixed
ADC_TC.062	VADC Calibration	Fixed
ADC_TC.065	Accuracy of conversion affected by previous conversion ("Memory Effect")	Fixed
ADC_TC.066	Offset error affected by idle time between conversions ("Idle Time Effect")	Fixed
ADC_TC.067	Connection of Background Source to GTM Signals	Fixed
ADC_TC.069	Using the System PLL as Clock Source for the Converter Clock $f_{ADC}$	Fixed
ADC_TC.H010	Disabling Post-Calibration for upper Groups	Fixed
ADC_TC.H011	Bit DCMSB in register GLOBCFG	Fixed <sup>1)</sup>
CCU_TC.001	CPU Clock Frequency Generation	Fixed <sup>2)</sup>
CPU_TC.124	Missing ECC bits in Program Cache Tag Comparison	Fixed
DSADC_TC.008	Input Signals with Small Amplitude affected by "Dead Zone"	Fixed
DSADC_TC.010	Effect of Modulator Frequency Ratio on DC Input Signals (Idle Tones)	Fixed
ETH_TC.P001	RMII: setup time for ETHTXEN, ETHTXD[1:0]	Fixed



Table 3 Errata fixed in this step

Errata	Short Description	Change
FFT_TC.H001	FFT registers only support 32-bit accesses	Fixed <sup>3)</sup>
GTM_AI.132	GTM_TOP level: AEI write to BRIDGE_MODE register can result in blocking of AEI configuration interface	Fixed
GTM_AI.133	DPLL: RAM 1 b+c initialization outside used address range	Fixed
GTM_AI.135	TIM: Bad ACB word in the case of timeout detection	Fixed
GTM_AI.136	(A)TOM: wrong output signal in case of centre aligned PWM with CM0=0 and CM0=1 on triggered channel	Fixed
GTM_AI.137	AEI related MCS Disabling	Fixed
GTM_AI.138	DPLL: Wrong PSTC/PSSC value after initialisation and restart	Fixed
GTM_AI.177	DPLL: setting of lock1= '1' status flag delayed by one event if profile has no gaps (syn_nt/ns = 0)	Fixed
MTU_TC.007	Error Overflow Indication ECCD.EOV	Fixed
MTU_TC.008	Reading register MSTATUS while a test is running	Fixed
MTU_TC.009	MBIST operation for CPU2 PSPR	Fixed
MTU_TC.010	Write Mask and Right/Left Half Select Tests not functional	Fixed
MTU_TC.H002	Writing to register MCONTROL	Fixed
OCDS_TC.H009	Power Supply Friendly Debug Monitor (PSFDM) will be Improved in Future Design Steps	Fixed <sup>4)</sup>
PMC_TC.001	VEXT secondary monitoring when using separate standby supply pin VEVRSB (Problem only for devices in BGA package)	Fixed



Table 3 Errata fixed in this step

Errata	Short Description	Change
QSPI_TC.002	Missing Interrupts for Start of Frame Event when using External Slave Select Expansion	Fixed
QSPI_TC.003	QSPI Clock Configuration Restrictions	Fixed
QSPI_TC.004	User Interrupt USR not generated for BUSY phase after transition from PAUSE to RUN mode	Fixed
QSPI_TC.005	Baud rate error detection in slave mode	Fixed
RESET_TC.P002	Application Reset Boot Time	Fixed <sup>5)</sup>
RESET_TC.006	Mode selection from configuration pins not properly done if HWCFG[6]=0	Fixed
SCU_TC.028	GPIOs and ESR0/1 during LBIST execution not stable	Fixed <sup>6)</sup>
SCU_TC.H011	LBIST - Recommended Settings	Fixed
SMU_TC.003	Spikes may occur on FSP Pin SMUFSP	Fixed
SMU_TC.004	Effect of Kernel Reset on Pins selected for Emergency Stop	Fixed

<sup>1)</sup> Documented in TC29x B-step User's Manual ≥ V1.2. DCMSB = 1 may be used with workaround 4 in ADC TC.068

- 2) Formula corrected in TC29x B-step User's Manual ≥ V1.2
- 3) Documented in TC29x B-step User's Manual ≥ V1.1
- 4) Documented in TC29x B-step User's Manual ≥ V1.2
- 5) Documented in Data Sheet, section "Reset Timings"
- 6) See SCU TC.H009 (LBIST Influence on Pad Behavior)

Note: Changes to the previous errata sheet version are particularly marked in column "Change" in the following tables.



Table 4 Functional Deviations

Functional	Short Description	Cha	Pa
Deviation		nge	ge
ADC_AI.016	No Channel Interrupt in Fast Compare Mode with GLOBRES		36
ADC_TC.068	Effect of VAGND Cross Coupling on Conversion Result	Upd ate	36
ASCLIN_TC.004	SLSO in SPI mode still active after module disable		40
ASCLIN_TC.005	Unjustified collision detection error in half- duplex SPI mode		41
ASCLIN_TC.006	Unjustified response timeout in LIN slave mode		41
ASCLIN_TC.007	Break Detected in LIN Frames in Soft Suspend mode		41
ASCLIN_TC.008	Response timeout in LIN Mode in case of header only		42
ASCLIN_TC.009	RFL flag set in Buffer Mode when Receive FIFO Inlet is disabled		42
ASCLIN_TC.010	Flush of TXFIFO leads to frame transmission		42
BROM_TC.008	Sporadic Power-on Reset after Wake-up from Standby Mode		43
CCU_TC.002	Clock Monitors - Target Monitoring Frequency Selection		44
CIF_TC.013	DMA Access to Reserved/Protected Resources: FPI Error Response not correctly evaluated		44
CIF_TC.014	CIF Module Sub-Resets		45
CIF_TC.015	Security Watchdog Interrupt Control - Documentation Update		45



Table 4 Functional Deviations (cont'd)

Functional Deviation	Short Description	Cha nge	Pa ge
CPU_TC.123	Data Corruption possible when CPU GPR accesses made via SRI slave with CPU running		46
CPU_TC.126	Unexpected Address Error Alarms caused by Speculative Access to Out-of-range PMEM and DMEM Areas		47
CPU_TC.127	Pending Interrupt Priority Number PIPN in Register ICR		52
DAP_TC.002	DAP client_blockread has Performance issue in Specific Operation Modes		52
DAP_TC.003	DAP CRC32 definition and algorithm		53
DAP_TC.004	DAP client_blockwrite telegram with CRC6 and CRC32 protection options		54
DAP_TC.005	DAP client_read: dirty bit feature of Cerberus' Triggered Transfer Mode		55
DAP_TC.006	CRC6 error in telegram following a get_CRCdown telegram prevents reset of CRC32 calculator		55
DAP_TC.009	CRC6 error in client_blockwrite telegram		56
DMA_TC.015	DMA Double Buffering: No Timestamp Support		56
DMA_TC.016	Byte and Half-word Write Accesses to specific Registers not supported		57
DMA_TC.017	Pattern Detection Double Interrupt Trigger when INTCT = 11 <sub>B</sub>		57
DMA_TC.018	FPI timeout can cause pipelined register reads to break		58
DMA_TC.019	CBS Accesses with Large SPB:SRI Clock Ratios Configured		59



Table 4 Functional Deviations (cont'd)

Functional Deviation	Short Description	Cha nge	Pa ge
DMA_TC.020	DMA Conditional Linked List: Circular Buffer Enabled		59
DMA_TC.021	Combined Software/Hardware Controlled Mode Spurious Errors		59
DMA_TC.022	Conditional Linked List: Bus Error		60
DMA_TC.024	Suspend Request coincident with Channel Activation		61
DMA_TC.025	Conditional Linked List: new non-CLL mode TCS load can corrupt SDCRC RAM write		61
DMA_TC.026	Linked List: Failed TCS load can trigger wrap interrupt		61
DMA_TC.028	Transaction Request Lost (TRL) Interrupt Service Request Behaviour	Upd ate	62
DMA_TC.031	CHCSR.ICH can be incorrectly set after pattern match		62
DMA_TC.034	DMA Timestamp and Destination Circular Buffer	Upd ate	63
DMA_TC.035	Last DMA Transaction in a Linked List triggers a DMA Daisy Chain		64
DMA_TC.036	Linked List: SADR/DADR can be overwritten when loading a non-LL TCS		65
DMA_TC.037	Conditional Linked List: Bit TSR.CH not cleared for a CLL transaction upon pattern match		65
DMA_TC.038	Linked List: SIT interrupt when SIT bit set in newly loaded TCS		66
DMA_TC.039	Read Data CRC		66



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
DMA_TC.040	DMA Linked Lists: Intermittent Clearing of Hardware Transaction Request Enable with mixed mode Transaction Control Sets		66
DMA_TC.041	DMA Circular Buffer Wrap Interrupt		67
DMA_TC.042	DMA Interrupt from Channel reported before Completion of DMA Transaction		68
DMA_TC.043	DMA Write Move Data Corruption for non 32-byte Aligned Cacheable Source Address		69
DMA_TC.044	Clock Switch after SPB Error Reported results in Spurious SRI Error		69
DMA_TC.045	DMA Reconfigures DMA Channels Lockup		70
DMA_TC.046	Shadow Operation Read Only Mode		70
DMA_TC.048	DMARAM Internal ECC Error		71
DMA_TC.049	Bus Error Reported During LL TCS Load		71
DMA_TC.050	Clearing CHCSR.FROZEN during Double Buffering		72
DMA_TC.051	DMARAM Alarm	Upd ate	72
DMA_TC.052	SER and DER During Linked List Operations	Upd ate	73
DMA_TC.053	TS16_ERR Type of Error Reporting Unreliable		74
DMA_TC.054	DMA Channel Halt Acknowledge Unreliable		74
DMA_TC.055	ICU to DMA Interface in Sleep Mode		75
DMA_TC.056	TSR and SUSENR Access Protection Unreliable		75
DMA_TC.058	Linked List Load Transaction Control Set (TCS) Integrity Error		77



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
DMA_TC.061	DMA Double Buffering Operations	New	<b>78</b>
DMA_TC.062	Termination of DMA Transaction for Pattern Match	New	80
DMA_TC.063	DMA Timestamp Destination Address	New	80
DMA_TC.064	DMA Daisy Chain Request	New	81
DMA_TC.065	DMA Move Concurrent Bus Accesses	New	82
DMA_TC.066	DMA Double Buffering Operations - Update Address Pointer	New	82
DSADC_TC.004	Byte Write Access to CH8RUN, M8RUN, CH9RUN, M9RUN		83
DSADC_TC.011	Modulator Coupling Option no longer supported		83
DSADC_TC.012	Common Mode Hold Voltage Not Applied During Calibration		83
DSADC_TC.013	Common Mode Voltage Selection		84
DTS_TC.001	Temperature Sensor Formula		85
EBU_TC.024	Dynamic Changes of SDRAM clock are not possible		86
EBU_TC.025	Connection of SDRAM Devices not supported		86
ETH_AI.003	Overflow Status bits of Missed Frame and Buffer Overflow counters get cleared without a Read operation		86
ETH_TC.004	DMA Access to Reserved/Protected Resources: FPI Error Response not correctly evaluated		87
FFT_TC.001	FFT Access with disabled FFT Module		88
FFT_TC.002	FFT Kernel Reset Function		88



Table 4 Functional Deviations (cont'd)

Functional Deviation	Short Description	Cha nge	Pa ge
FFT_TC.003	No Error reported upon Write to FFT Registers in User Mode		88
FLASH_TC.044	Repetitive Erase Suspend Requests on Data Flash		89
FlexRay_Al.087	After reception of a valid sync frame followed by a valid non-sync frame in the same static slot the received sync frame may be ignored		90
FlexRay_Al.088	A sequence of received WUS may generate redundant SIR.WUPA/B events		91
FlexRay_Al.089	Rate correction set to zero in case of SyncCalcResult=MISSING_TERM		91
FlexRay_Al.090	Flag SFS.MRCS is set erroneously although at least one valid sync frame pair is received		92
FlexRay_Al.091	Incorrect rate and/or offset correction value if second Secondary Time Reference Point (STRP) coincides with the action point after detection of a valid frame		93
FlexRay_Al.092	Initial rate correction value of an integrating node is zero if pMicroInitialOffsetA,B = 0x00		94
FlexRay_Al.093	Acceptance of startup frames received after reception of more than gSyncNodeMax sync frames		94
FlexRay_Al.094	Sync frame overflow flag EIR.SFO may be set if slot counter is greater than 1024		95
FlexRay_Al.095	Register RCV displays wrong value		96
FlexRay_Al.096	Noise following a dynamic frame that delays idle detection may fail to stop slot		96



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
FlexRay_Al.097	Loop back mode operates only at 10 MBit/s		97
FlexRay_Al.099	Erroneous cycle offset during startup after abort of startup or normal operation		98
FlexRay_Al.100	First WUS following received valid WUP may be ignored		99
FlexRay_Al.101	READY command accepted in READY state		99
FlexRay_Al.102	Slot Status vPOC!SlotMode is reset immediately when entering HALT state		100
FlexRay_Al.103	Received messages not stored in Message RAM when in Loop Back Mode		101
FlexRay_Al.104	Missing startup frame in cycle 0 at coldstart after FREEZE or READY command		101
FlexRay_AI.105	RAM select signals of IBF1/IBF2 and OBF1/OBF2 in RAM test mode		102
FlexRay_Al.106	Data transfer overrun for message transfers Message RAM to Output Buffer (OBF) or from Input Buffer (IBF) to Message RAM		103
GTM_AI.139	ATOM SOMC mode: forced update does not activate comparison		106
GTM_AI.140	ATOM SOMC mode: a write access to ATOM_CH_CTRL sets WRF if CCU0 compare match already occurred but CCU1 compare match open		107



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
GTM_AI.141	TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi_SEL,GPRi_SEL= 100 in TIM channel mode TIEM, TPWM, TIPM, TPIM, TGPS		108
GTM_AI.142	TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi_SEL,GPRi_SEL= 100 in TIM channel mode TBCM		109
GTM_AI.143	GTM_TOP level: AEI pipelined write to GTM_BRIDGE_MODE register directly after setting aei_reset='0' can result in blocking of AEI configuration interface		109
GTM_AI.146	ATOM SOMC mode: compare match does not clear WR_REQ		110
GTM_AI.150	TIM: Valid edge after Timeout		111
GTM_AI.152	DPLL: THVAL value not immediately available at inactive trigger slope		112
GTM_AI.153	TIM: Incorrect data captured to CNTS register when TIM channel operates in mode TPWM or TPIM and CNTS_SEL = 1 and selected CMU_CLK ≠ sys_clk		112
GTM_AI.154	TOM: Incorrect duty cycle in PCM mode (bit reversed mode)		113
GTM_AI.158	DPLL: Reset of pcm1/pcm2 bits in relation to an interrupt		114
GTM_AI.161	DPLL MTI/TORI-IRQ's are not activated when low_res='1' and ts0_hrt='1'; MSI/SORI-IRQ's are not activated when low_res='1' and ts0_hrs='1'		115



Table 4 Functional Deviations (cont'd)

Functional Deviation	Short Description	Cha nge	Pa ge
GTM_AI.162	DPLL: Input signal (active edge) which is rejected by PVT-check occurring at a gap in the profile causes that the MTI_IRQ is not activated within this gap		115
GTM_AI.163	TIM: timeout signaled when TDU unit is reenabled		116
GTM_AI.164	TIM: capturing of data into TIM[i]_CH[x]_CNTS with setting CNTS_SEL=1 not functional in TPWM and TPIM mode		117
GTM_AI.166	DPLL: The Content of registers DPLL_apt_sync.APT_2b_ext and DPLL_aps_sync.APS_1c2_ext is added independently of the state of DPLL_apt_sync.APT_2b_status or DPLL_aps_sync.APS_1c2_status to the pointers apt_2b/aps_1c2		117
GTM_AI.167	ATOM SOMP mode: for RST_CCU0=1 and ARU_EN=1, if CN0 reaches CM0 an update of the register SRx is requested		118
GTM_AI.168	DPLL: CPU read / write accesses to RAM2 in competition to DPLL accesses to RAM2 may lead to wrong SYN_T data read by DPLL		119
GTM_AI.169	DPLL: no TORI/SORI interrupt in case low_res = 1 AND ts0_hrt/s = 0		121
GTM_AI.170	DPLL: Action calculation: requested action not always calculated immediately		121
GTM_AI.172	TIM: overflow bit in TIM ARU data not set; signal level bit in ARU data has opposite value		123



Table 4 Functional Deviations (cont'd)

Functional Deviation	Short Description	Cha nge	Pa ge
GTM AI.173	DPLL: new PMT data not received	3-	124
GTM AI.174	DPLL: PMT result not sent to ARU		125
GTM_AI.178	MCS: Evaluation of CAT bit after blocking ARU instruction		126
GTM_AI.181	TIM: Incorrect signal level bit ECNT[0] in mode TIEM, TPWM, TIPM, TPIM, TGPS		127
GTM_AI.202	(A)TOM: no CCU1 interrupt in case of CM1=0 or 1 and RST_CCU0=1		128
GTM_AI.204	TIM: incorrect signal level on TIM_MODE change if TIM channel is disabled		128
GTM_AI.205	TIM: unexpected CNTS register update in TPWM OSM mode		129
GTM_AI.208	DPLL: Start of sub-increment generation and action calculation delayed by one input event if PCM1/2 bits are set and DPLL_STATUS.FTD = '0'		129
GTM_AI.209	TOM/ATOM: no update of CM0/CM1/CLK_SRC via trigger signal from preceding instance if selected CMU_CLKx is not SYS_CLK		130
GTM_AI.210	ATOM: data loss in SOMS one-shot mode if ARU is enabled and the period of the selected CMU_CLKx is greater than ARU-cycle-time/2		131
GTM_AI.212	F2A: stream data register will not be deleted after disabling stream		132
GTM_AI.215	FIFO: read pointer will be incremented in ring buffer mode on empty FIFO channel with read access from AFD_CHx_BUF_ACC		132



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
GTM_AI.218	DPLL: PWI-IRQ permanently activated		133
GTM_AI.219	DPLL: Wrong internal pointer calculation in case of backwards direction can lead to wrong PMT calculation results (PMT in PAST)		134
GTM_AI.220	DPLL: PVT check is deactivated in case of direction change; Behaviour implemented but not documented in specification so far		134
GTM_AI.221	DPLL: Possible inconsistency of internal pointers and parameter NUTE/NUSE when NUTE/NUSE modified in dedicated time window		135
GTM_AI.222	DPLL: TAXI-irq not deactivated for THMA=0		136
GTM_AI.223	DPLL: discontinuities in the sub increments when DPLL_NUTC/S.FST/FSS=1; set to full scale		136
GTM_AI.247	DPLL: Input event not served after DPLL_CTRL_1.DEN is activated		137
GTM_AI.250	DPLL: DPLL_STATUS.BWD1/2 not reset after DPLL_CTRL_1.DEN = 1->0->1, when DPLL_CTRL_0 has been written some time before		138
GTM_AI.260	TOM/ATOM: Async. update in SOMP mode with CM1=0 and selected CMU clock unequal sys_clk not functional	Upd ate	139
GTM_AI.270	(A)TOM: output signal is postponed one period for the values CM0=1 and CM1>CM0 if CN0 is reset by the trigger of a preceding channel (RST_CCU0=1)		140



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
GTM_AI.271	DPLL: No DCGI-irq after direction change and DPLL_CTRL_0 has been written		140
GTM_AI.272	DPLL: No update of DPLL_RAM1b.PSTC after direction change and DPLL_CTRL_0 has been written		142
GTM_AI.278	FIFO: Restoring of F2A (ARU to FIFO interface) read access to FIFO after GTM_HALT condition not functional		144
GTM_AI.292	DPLL: pulse correction at direction change incompletely for DPLL_CTRL_1.SMC='1'		144
GTM_AI.300	DPLL: Change to forward operation when DPLL_THMI is set to zero does not work correctly		145
GTM_AI.301	DPLL: Reset of DPLL_STATUS.BWD1=1 by disabling the DPLL does not cause the direction to change from backward to forward in any case		146
GTM_AI.302	DPLL: Pulse generation ongoing for DPLL_CTRL_1.DMO=1 (continuous mode) if DPLL_CTRL_1.sge1/2=0		147
GTM_AI.306	DPLL: DPLL_NUTC.syn_t_old, DPLL_NUSC.syn_s_old not updated according specification		148
GTM_AI.317	DPLL: DPLL_STATUS.LOCK1/2 is set incorrectly when direction change, unexpected missing trigger/state or trigger/state out of range occurs	New	149
GTM_AI.320	ATOM: Unexpected restart of a SOMS oneshot cycle while ATOM[i]_CH[x]_CM0 is zero		151



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
GTM_AI.323	DPLL: Registers DPLL_NUTC.SYN_T and DPLL_NUSC.SYN_S are updated by the profile (ADT_T.NT/ADT_S.NS) before the DPLL is synchronized (DPLL_STATUS.SYT/S=0)	New	152
GTM_AI.326	TIM: ARU bit ACB[0] (signal level) incorrect in case a second ARU request occurs while the actual request is just acknowledged	New	153
GTM_AI.336	GTM Bus Bridge: Incorrect AEI access execution in case the previous AEI access was aborted with the access timeout abort function	New	154
GTM_TC.010	Effects of GTM Resets		155
GTM_TC.012	Read Access Control by Register ODA		156
HSCT_TC.007	RX_FIFO overflow interrupt		157
HSCT_TC.009	Sleep mode not to be used		157
HSCT_TC.010	Master Mode Interface Test Mode not working		158
I2C_TC.001	I2C FIFO data buffer does not support double buffering		158
I2C_TC.003	Limits on selectable INC and DEC values		159
I2C_TC.004	High speed mode: SCL clock ratio 1:2		160
I2C_TC.005	Hold Time Start violation in Multi-Master Mode		160
IOM_TC.002	Missed or spurious IOM events when pulse length exceeds Event Window counter range		161
IOM_TC.003	Unexpected Event upon Kernel Reset		161



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
IOM_TC.004	Write to IOM register space when IOM_CLC.RMC > 1		162
miniMCDS_TC.00	Incorrect nested interrupt trace indication		162
MSC_TC.012	Increased Jitter for Data Frame Transmission in Repetition Mode with ABRA		163
MSC_TC.013	Missing Chip Select for Command Frame with Length zero		164
MSC_TC.014	Upstream Timeout Interrupt cannot be issued at Service Request Output SR4		164
MSC_TC.015	Emergency Stop not effective at Injected Bit Positions in Downstream Frame		165
MSC_TC.016	MSC Spikes on Data and Enable Signals		165
MTU_TC.005	Access to MCx_ECCD and MCx_ETRRi while MBIST disabled		168
MTU_TC.006	Bus error generation upon access to non- existing MBIST registers		169
MTU_TC.011	MBIST Bitmap not working for w0 - r1		170
MTU_TC.012	Security of CPU Cache Memories During Runtime is Limited		170
MultiCAN_AI.047	Transmit Frame Corruption after Protocol Exception (CAN FD only)		171
OCDS_TC.038	Disconnecting a debugger without device reset ("hot detach") may require reading of OCS registers		172
OCDS_TC.040	DAP turn_off to JTAG telegram not working properly		172
OCDS_TC.042	OTGS capture registers can miss single clock cycle triggers		174



Table 4 Functional Deviations (cont'd)

Functional	Short Description	Cha	Pa
Deviation		nge	ge
OCDS_TC.043	Read-Modify-Write Bus Transactions to Cerberus Registers		174
PADS_TC.012	Pull-ups activate on specific analog inputs upon PORST	New	175
PLL_ERAY_TC.0 01	PLL_ERAY Initialization after Cold Power- up or Wake-up from Standby mode		175
PLL_TC.005	PLL Initialization after Cold Power-up or Wake-up from Standby mode		176
PORTS_TC.002	Behavior of P21 Port Pins upon Power-on Reset		176
QSPI_TC.006	Baud rate error detection in slave mode (error indication in current frame)		177
RESET_TC.005	Indication of Power Fail Events in SCU_RSTSTAT		178
SMU_TC.005	Unexpected/Incorrect Reset caused by SMU Alarms		178
SMU_TC.006	OCDS Trigger Bus OTGB during Application Reset		183
SMU_TC.007	Size and Position of Field ACNT in Register SMU_AFCNT		183
SMU_TC.008	Behavior of Action Counter ACNT		184
SMU_TC.010	Transfer to SMU_AD register not triggered correctly		185
SMU_TC.012	Unexpected alarms when registers FSP or RTC are written	New	185



Table 5 Deviations from Electrical- and Timing Specification

AC/DC/ADC	Short Description	Cha	Pa
Deviation		nge	ge
ADC_TC.P011	Leakage current for ADC reference pins VAREF, VAGND		187
EBU_TC.P002	EBU Timing Deviations		190
FlexRay_TC.P002	Pad Configuration for E-Ray Parameters	Upd ate	193
IDD_TC.H001	IPC Limits used in Production Test for IDD Max Power Pattern		193
IPA2_TC.P001	Pull-up/-down current for A2 pad - Documentation update	New	193
KOVA_TC.P001	Increased overload coupling factor (KOVAP, KOVAN) for specific analog pins	New	194
PADS_TC.P002	Restrictions for P00.1 P00.12 if $V_{\text{DDM}}$ is lower than $V_{\text{EXT}}$		195
PADS_TC.P003	Input Frequency f <sub>IN</sub> for Class S Pads		195
PADS_TC.P006	P21.6/P21.7 Pull-up Reset Behavior		196
PADS_TC.P009	Bonding of VGATE1P on Bare Die Variants		196
PWR_TC.P013	EVR Supply Voltage V <sub>EXT</sub> Ramp-up		197
VDDPPA_TC.H001	Voltage to ensure defined pad states - Footnote update	New	199



Table 6 Application Hints

Hint	Short Description	Cha nge	Pa ge
ADC_AI.H003	Injected conversion may be performed with sample time of aborted conversion		200
ADC_TC.H014	VADC Start-up Calibration		201
ADC_TC.H015	Conversion Time with Broken Wire Detection		202
ADC_TC.H016	P02 Output Driver Setting for External Multiplexer Control		203
ADC_TC.H019	G6ARBCNT Connection to GTM		204
ADC_TC.H020	Minimum/Maximum Detection Compares 12 Bits Only		204
ADC_TC.H022	Sample Time Control - Formula		204
ADC_TC.H024	Documentation: Filter control only in registers GxRCR7/GxRCR15		205
ASCLIN_TC.H001	Bit field FRAMECON.IDLE in LIN slave mode		206
ASCLIN_TC.H003	Behavior of LIN Autobaud Detection Error Flag		206
ASCLIN_TC.H004	Changing the Transmit FIFO Inlet Width / Receive FIFO Outlet Width		206
ASCLIN_TC.H005	Collision detection error reported twice in LIN slave mode		208
BCU_TC.H001	HSM Transaction Information not captured		208
BROM_TC.H003	Information related to Register FLASH0_PROCOND		209
BROM_TC.H009	Re-Enabling Lockstep via BMHD	New	209
BROM_TC.H010	Interpretation of value UNIQUE_CHIP_ID_32BIT	New	210



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha nge	Pa ge
BSL_TC.H002	Bootstrap Loaders need initialized Memory		210
CCU6_AI.H001	Update of Register MCMOUT		210
CCU6_AI.H002	Description of Bit RWHE in Register ISR		211
CCU6_AI.H003	Bit TRPCTR.TRPM2 in Manual Mode - Documentation Update		211
CCU_TC.H001	Clock Monitor Check Limit Values		212
CCU_TC.H002	Oscillator Gain Selection via OSCCON.GAINSEL		212
CCU_TC.H005	References to f <sub>PLL2</sub> , f <sub>PLL2_ERAY</sub> and K3 Divider in User's Manual		213
CCU_TC.H006	Clock Monitor Support - Documentation Update		214
CCU_TC.H007	Oscillator Watchdog Trigger Conditions for ALM3[0]		214
CCU_TC.H010	Oscillator Mode control in register OSCCON - Documentation Update	New	215
CPU_TC.H006	Store Buffering in TC1.6/P/E Processors		215
CPU_TC.H008	Instruction Memory Range Limitations		217
CPU_TC.H009	Details on CPU Clock Control		218
CPU_TC.H010	External Accesses to CPU Local Memory may delay CPU Execution Progress		219
CPU_TC.H012	Behavior of bit-wise operations on certain peripheral register bits which need to be written back with the same value		219
CPU_TC.H014	ACCEN* Protection for Write Access to Safety Protection Registers - Documentation Update		221



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
CPU_TC.H015	Register Access Modes for Safety Protection Registers - Documentation Update		221
CPU_TC.H017	MSUB.Q does not match MUL.Q+SUB.Q - Documentation Update	New	222
DAP_TC.H002	DAP client_blockread in Combination with TGIP and all Parcels with CRC6		223
DAP_TC.H003	Not acknowledged DAP telegrams in noisy environments		223
DMA_TC.H002	Bit CHCSRz.BUFFER can be toggled when not in Double Buffer Mode		224
DMA_TC.H003	Spurious Error Interrupt Service Requests after Transaction Lost Event in Double Buffer Mode		224
DMA_TC.H004	Transaction Request Lost upon software trigger with pattern match		225
DMA_TC.H005	Linked List Transfer leading to loading of non-Linked List TCS causes corruption		225
DMA_TC.H006	Clearing of HTRE when DMA channel is configured for Single Mode		226
DMA_TC.H007	Selecting the Priority for DMA Channels		227
DMA_TC.H008	Transaction Request State		228
DMA_TC.H009	Resetting Bits ICH and IPM in register CHCSRz		228
DMA_TC.H010	Calculation of DMA Address Checksum for DMA read moves to Cacheable Addresses		229
DMA_TC.H011	DMA_ADICRz.SHCT - Reserved Values		229
DMA_TC.H012	TCS Update in Halt State		230
DMA_TC.H013	MExSR.WS and MExSR.RS Status Bits	New	230



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha nge	Pa ge
DMA_TC.H014	<b>DMARAM Error Interrupt Service Request</b>	New	231
DMA_TC.H015	DMARAM Address Integrity Errors	New	231
DMA_TC.H016	DMARAM ECC Error Disable	New	231
DMA_TC.H017	DMA Channel Request Control - Documentation Update	New	232
DSADC_TC.H002	Influence of Temperature on DC Offset Error EDOFF (calibrated)		232
DSADC_TC.H003	FIR Filters not reset when Integration starts		233
DSADC_TC.H004	Full-scale Values produced by On-chip Modulator		233
DSADC_TC.H005	Data Strobe Setting for On-chip Modulator		234
DSADC_TC.H006	Avoiding Intermediate States		235
DSADC_TC.H007	Dithering Control		235
DSADC_TC.H008	DSADC Gain Calibration Procedure		236
DTS_TC.H001	Update of Bit DTSSTAT.BUSY		237
EBU_TC.H013	EBU_USERCON Upper Half-word - Documentation Update		237
EBU_TC.H014	Reset of EBU Registers		238
EMEM_TC.H002	EMEM will raise ECC errors when not properly initialized		238
EMEM_TC.H003	Handling of Register TILECONFIGXM		239
ENDINIT_TC.H001	Endinit Protection for Registers KRST0, KRST1, KRSTCLR		239
ETH_AI.H001	Sequence for Switching between MII and RMII Mode		240
ETH_TC.H001	ETHMDIO on P21.1 not to be used for productive systems		240



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
ETH_TC.H002	Minimum operation frequency for Ethernet MAC		241
ETH_TC.H003	Interrupt Generation by Wake-up or Magic Packet Frames		241
FLASH_TC.H007	Advice for using Suspend and Resume		241
FLASH_TC.H008	Understanding Flash Retention/Endurance Figures in the Data Sheet		243
FLASH_TC.H009	PFlash Operations Concurrent to DF1 Operations		244
FlexRay_Al.H004	Only the first message can be received in External Loop Back mode		245
FlexRay_Al.H005	Initialization of internal RAMs requires one eray_bclk cycle more		245
FlexRay_Al.H006	Transmission in ATM/Loopback mode		246
FlexRay_Al.H007	Reporting of coding errors via TEST1.CERA/B		246
FlexRay_Al.H009	Return from test mode operation		246
FlexRay_Al.H011	Behavior of interrupt flags in FlexRay™ Protocol Controller (E-Ray)	New	247
FlexRay_TC.H002	Initialization of E-Ray RAMs		247
FPI_TC.H002	Write Access to Register ACCEN1		249
GPT12_TC.H001	Timer T5 Run Bit T5R - Documentation Correction		250
GTM_TC.H003	Typo: GTM Chapters "Multi Channel Sequencer (MCS)" and "Memory Configuration (MCFG)" sometimes use "MSC" instead of "MCS"		250
GTM_TC.H004	Correction to Bit Fields GTM_TIMi_IN_SRC.VAL_x		251



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha nge	Pa ge
GTM_TC.H005	External Capture in TIM Pulse Integration Mode (TPIM)		251
GTM_TC.H006	AEI to FIFO Data Interface (AFD1) Registers		252
GTM_TC.H007	GTM to CAN Timer Triggers		252
GTM_TC.H008	Correction to Figure "SPE to TOM Connections"		253
GTM_TC.H011	First CM0 updates in case of SR0=1 and (A)TOM used as Triggered Channel		253
GTM_TC.H014	Synchronous Bridge Mode Restrictions		254
GTM_TC.H015	Register TIMi_CHx_CTRL - Correction to Register Image		254
GTM_TC.H016	Evaluating DSADC Signals SAULx/SBLLx		255
GTM_TC.H017	Bit DXINCON.24 (DSS10) - Documentation Correction		255
GTM_TC.H018	TIM4 Mapping for CH7SEL = 1010 <sub>B</sub> - Correction		256
GTM_TC.H020	GTM can cause unintended bus errors after enabling when SPB or GTM frequency is very low	New	257
HSCT_TC.H003	Functionality of bit TX_PWDPD		257
HSCT_TC.H005	Access to reserved address 0xF009 0060 when f <sub>SPB</sub> = f <sub>SRI</sub>		257
HSCT_TC.H007	HSSL Integrated Phase Noise		257
HSCT_TC.H008	Details on PLL Lock-in Time		260
I2C_TC.H001	I2C Module Behavior in OCDS Suspend Mode		260
I2C_TC.H002	Initialization of INC/DEC values in Slave mode		261



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
I2C_TC.H003	DMA Channel Configuration		262
I2C_TC.H004	Transfers of more than 32 Bytes		<b>263</b>
I2C_TC.H005	FIFO Data is lost during Transaction RX->TX		263
I2C_TC.H008	Handling of RX FIFO Overflow in Slave Mode		264
IOM_TC.H001	How to clear the IOM_LAMEWCm register		264
IOM_TC.H002	IOM Clock Control		265
IOM_TC.H003	Configuration of LAMCFG.IVW and LAMEWS.THR		266
IOM_TC.H004	Behavior of LAMEWCn.CNT when LAMEWSn.THR is 0		268
IOM_TC.H006	ACCEN* Protection for Write Access to IOM Registers		268
IOM_TC.H007	Write Access to FPCESR		268
LMU_TC.H002	On-the-fly BBB:SRI clock ratio switching		269
LMU_TC.H003	Function of Bit MEMCON.PMIC (Protection Bit for Memory Integrity Control Bit)		270
LMU_TC.H004	FFT Accelerator Interface		270
MSC_TC.H010	Configuration of SCU.EMSR for the EMGSTOPMSC Signal		272
MSC_TC.H011	Effect of kernel reset on MSC0_FCLP when selected in Event Trigger Logic		272
MSC_TC.H012	Handling the overflow interrupt of the ABRA block		273
MSC_TC.H013	Empty Data Frames not supported with ABRA		273
MTU_TC.H003	AURIX™ Memory Tests using the MTU		274



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
MTU_TC.H004	Handling the Error Tracking Registers ETRR		274
MTU_TC.H005	Handling SRAM Alarms		275
MTU_TC.H006	Alarm Propagation to SMU via Error Flags in MCx_ECCD		277
MTU_TC.H007	Reset Values of Bit ECCS.TRE		277
MTU_TC.H008	Memory Controllers for DSPR		278
MTU_TC.H009	Reset Value for Register ECCD		279
MTU_TC.H010	Register MCONTROL - Bit Field Res4		280
MTU_TC.H011	Access Protection for Memory Control Registers		280
MTU_TC.H012	Kernel Reset triggers Reset of MBIST Registers		281
MTU_TC.H014	Access to SRAM while MTU operations are underway		281
MultiCAN_AI.H005	TxD Pulse upon short disable request		282
MultiCAN_AI.H006	Time stamp influenced by resynchronization		282
MultiCAN_AI.H007	Alert Interrupt Behavior in case of Bus- Off		283
MultiCAN_TC.H003	Message may be discarded before transmission in STT mode		283
MultiCAN_TC.H004	Double remote request		284
MultiCAN_TC.H007	Oscillating CAN Bus may Disable the CAN Interface		285
MultiCAN_TC.H011	Transmitter Delay Compensation Behaviour (CAN FD only)	New	285
OCDS_TC.H011	Application Reset during CIF Transactions while OCDS is enabled		285



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
OCDS_TC.H012	Minimum Hold Time for Inputs OCDS_TGIx		286
PADS_TC.H001	Hysteresis Inactive Function		286
PADS_TC.H002	Write Access to Register PMSWCR0 when HWCFG[6] = 0		287
PADS_TC.H003	Terminology Mapping: Emulation/Production Device		287
PLL_ERAY_TC.H0 02	Correction in Figure "PLL_ERAY Block Diagram"		289
PMC_TC.H001	Check for permanent Overvoltage during Power-up		289
PMC_TC.H002	Description of Register PMSWSTAT		290
PMS_TC.H002	Sensitivity to supply voltage ripple at VDDP3 during start-up	New	290
PORTS_TC.H006	Using P33.8 while SMU is disabled		292
PORTS_TC.H008	Emergency Stop for LVDS TX Pads in LVDS Mode		293
PORTS_TC.H009	Port Input/Output Control Register listed for P01.12		294
QSPI_TC.H005	Stopping Transmission in Continuous Mode		294
QSPI_TC.H006	Corrections to Figures "QSPI - Frequency Domains" and "Phase Duration Control, Overview"		295
QSPI_TC.H007	RXFIFO Overflow Bit Behavior in Slave Mode		295
RESET_TC.H002	Unexpected SMU Reset Indication in SCU_RSTSTAT		295
RESET_TC.H003	Usage of the Prolongation Feature for ESR0 as Reset Indicator Output		297



Table 6 Application Hints (cont'd)

Hint	Short Description	Cha nge	Pa ge
RESET_TC.H004	Effect of Power-on and System Reset on DSPR		297
SCU_TC.H009	LBIST Influence on Pad Behavior		298
SCU_TC.H013	Correction to Register References in Chapter "Watchdog Timers"		298
SCU_TC.H014	Reset Value of Bit Field IOCR.PC1 - Control for Pin ESR1		299
SENT_TC.H002	SENT Nibble Tolerance		299
SENT_TC.H003	First Write Access to Registers FDR and TPD after ENDINIT Status Change		301
SENT_TC.H004	Short Serial Message - Figure Correction		301
SENT_TC.H005	Interface Connections of the SENT Module - Documentation Correction		302
SMU_TC.H001	Write all bit fields of SMU_PCTL with one write access		303
SMU_TC.H003	Alarm Table Corrections		303
SMU_TC.H004	Alarm Mapping related to ALM3[9] in ALM3 Group		311
SMU_TC.H005	Correction to Figure "SMU Register Map"		311
SMU_TC.H006	Description of Bit EFRST in Register SMU_AGC		311
SMU_TC.H007	SPB Bus Control Unit (SBCU) Alarm Signalling to SMU		312
SMU_TC.H010	Clearing individual SMU flags: use only 32-bit writes		312
SRI_TC.H001	Using LDMST and SWAPMSK.W instructions on SRI mapped Peripheral Registers (range 0xF800 0000-0xFFFF FFFF)		313



# Table 6 Application Hints (cont'd)

Hint	Short Description	Cha	Pa
		nge	ge
STM_TC.H001	Effect of kernel reset on interrupt outputs STMIR0/1		314
STM_TC.H002	Access Protection for STM Control Registers		314
STM_TC.H003	Suspend control for STMx - Documentation Update	New	315

**Functional Deviations** 

# 2 Functional Deviations

#### ADC Al.016 No Channel Interrupt in Fast Compare Mode with GLOBRES

In fast compare mode, the compare value is taken from bitfield RESULT of the selected result register and the result of the comparison is stored in the respective bit FCR.

A channel event can be generated when the input becomes higher or lower than the compare value.

In case the global result register GLOBRES is selected, the comparison is executed correctly, the target bit is stored correctly, source events and result events are generated, but a channel event is not generated.

#### Workaround

If channel events are required, choose a local result register GxRESy for the operation of the fast compare channel.

## ADC\_TC.068 Effect of VAGND Cross Coupling on Conversion Result

Due the implementation of the clock dividers as fractional dividers, a statistical phase shift of one  $f_{VADC}$  clock can occur between the operation of different converter groups. If the last  $f_{VADC}$  clock of the sample phase of a converter group Gx coincides with the first  $f_{VADC}$  clock of a conversion step of (one or more) other converter groups Gy, the Total Unadjusted Error (TUE) of the conversion result of Gx is increased due to cross coupling via VAGND.

For TC27x and TC29x, the TUE is increased up to ± 80 LSB<sub>12</sub>

#### Workarounds - Introduction

Workaround 1..3 may be used with any device step.

TC29x, ES-BB, BB 36/315 Rel. 1.7, 2019-06-24



Workaround 4 can only be used with TC29x ≥ step BB. This is the preferred workaround for this device, since for Workaround 1 in particular increased error limits would have to be accepted for high temperature / high pin-count variants.

#### Workaround 1

Synchronize the trigger events of different converter groups as follows:

- Operate the arbiters and the analog parts of the VADC at the same clock frequency, i.e. select the divider factors DIVA and DIVD in register GLOBCFG such that f<sub>ADCD</sub> = f<sub>ADCI</sub> for all converter groups:
  - For f<sub>VADC</sub> = f<sub>SPB</sub> = 100 MHz, reduce f<sub>ADCD</sub> to 25 MHz (with DIVD = 3), and increase f<sub>ADCI</sub> to 25 MHz (with DIVA = 3). Depending on supply/reference voltage and junction temperature T<sub>J</sub>, this will result in the increased error limits shown in Table 7 (for TC297 devices in BGA-292 package) and Table 8 (for TC298/9 devices in BGA-416/516 package and TC290 bare die variants).
  - Otherwise, to achieve  $f_{ADCD} = f_{ADCI} = 20$  MHz with the error limits specified in the Data Sheet,  $f_{VADC} = f_{SPB}$  must be reduced to 80 MHz.
- Enlarge the length of an arbitration round to a minimum of 16 arbitration slots (i.e. bit field GxARBCFG.ARBRND ≥ 2 for any x).
- Select the conversion time (including sample time) of the longest conversion
  of any group Gx to be shorter than two arbitration rounds. This ensures that
  all converters are idle when the arbiters have determined the next
  conversion request.
- Synchronize the digital and the analog clock by switching off/on the Module Disable Request bit, i.e. set CLC.DISR = 1<sub>B</sub> and then CLC.DISR = 0<sub>B</sub>.
- Initiate the start-up calibration by setting bit GLOBCFG.SUCAL = 1<sub>B</sub> (mandatory after switching off/on VADC clocks via CLC.DISR).

Table 7 TC297 in BGA-292 Package: Increased VADC Error Limits for f<sub>ADCI</sub> = 25 MHz, 12-Bit Resolution

Total Unadjusted	DNL Error	INL Error	RMS Noise	Unit	Condition	
Error TUE	EA <sub>DNL</sub>	EA <sub>INL</sub>	EN <sub>RMS</sub>		VAREF/VDDM	$T_J$
4.4	3.5	3.5	0.95	LSB	5V ± 10%	≤ 150°C
5.7	3.5	3.5	0.95			> 150°C



Table 7 TC297 in BGA-292 Package: Increased VADC Error Limits for f<sub>ADCI</sub> = 25 MHz, 12-Bit Resolution

Total Unadjusted	DNL Error	INL Error	RMS Noise	Unit	Condition	
Error TUE	EA <sub>DNL</sub>	EA <sub>INL</sub>	EN <sub>RMS</sub>		VAREF/VDDM	$T_J$
10	12	12	1.5	LSB	3.3 V ± 10 %	≤ 125°C
14	14	16	1.5			125°C < T <sub>J</sub> ≤ 150°C
This workaround is not recommended for $T_J > 150^{\circ}\text{C}$ and VAREF/VDDM = 3.3 V $\pm$ 10 %						> 150°C

Table 8 TC298/9 in BGA-416/516 Package and TC290 bare die: Increased VADC Error Limits for  $f_{ADCI}$  = 25 MHz, 12-Bit Resolution

Total Unadjusted Error TUE	DNL Error EA <sub>DNL</sub>	INL Error EA <sub>INL</sub>	RMS Noise EN <sub>RMS</sub>	Unit	Condition	
					VAREF/VDDM	T <sub>J</sub>
6.4	6.0	5.4	0.95	LSB	5V ± 10%	≤ 150°C
8.4	7.9	7.1	0.95			> 150°C
10	12	12	1.5	LSB	3.3 V ± 10 %	≤ 125°C
14	14	16	1.5			125°C < T <sub>J</sub> ≤ 150°C
This workaround is not recommended for $T_J > 150^{\circ}\text{C}$ and VAREF/VDDM = 3.3 V $\pm$ 10 %						> 150°C

Note: For error types (offset, gain, ..) not listed in the table above see corresponding values specified in the Data Sheet for  $f_{ADCI}$  = 20 MHz.

Note: For available combinations of package type and temperature range see the corresponding AURIX™ TC2x Variants Data Sheet Addendum.

## Workaround 2

Ensure that conversions never overlap for any two converter groups Gx and Gy.



This may be achieved under software control, or by exclusively using the VADC background request source.

For this workaround, no restrictions apply on clock and arbitration round settings.

# Workaround 3

Use the converters within a synchronization group in master/slave configuration, such that they are synchronized for parallel sampling, triggered by one common master. In this case, the cross coupling effect will not occur as long as only one synchronization group is performing conversions.

For devices that support more than one synchronization group, operate the synchronization groups in an interleaving manner.

For this workaround, no restrictions apply on clock and arbitration round settings.

# Workaround 4

To avoid the cross coupling effect, this device step (see "Workarounds - Introduction" above) supports selection of signal CCU6061\_TRIG1 to synchronize the start of the converter groups to a raster of  $1/f_{ADCI}$  (e.g.  $5/f_{SPB} = 50$  ns  $@f_{SPB} = 100$  MHz and  $f_{ADCI} = 20$  MHz, or  $4/f_{SPB} = 64$  ns  $@f_{SPB} = 62.5$  MHz and  $f_{ADCI} = 12.5$  MHz). The resulting jitter (delay from trigger to start of conversion) is thus limited to max.  $1/f_{ADCI}$ .

For this workaround, either CCU60\_T13 or CCU61\_T13 is configured (reserved) to provide the synchronization signal. The selection is performed via bit field TRIG1SEL in register CCU60\_MOSEL:

- TRIG1SEL = 000<sub>B</sub>: signal CCU60\_COUT63 from CCU60\_T13 is selected
- TRIG1SEL = 001<sub>B</sub>: signal CCU61\_COUT63 from CCU61\_T13 is selected

The synchronization signal is enabled inside the VADC module by setting bit GLOBCFG.DCMSB =  $1_B$ . The default function of this bit (DCMSB =  $0_B$ : one clock cycle for MSB conversion step) is hardwired and thus stays unaffected.

The following examples describe the initialization of CCU60 or CCU61, respectively, to provide a 20 MHz synchronization signal @f<sub>SPB</sub> = 100 MHz:



# **Example for CCU60 initialization**

# **Example for CCU61 initialization**

```
CCU61 CLC = 0x0; // enable CCU61 kernel
```

Note: In case an application only uses kernel CCU61, ensure that kernel CCU60 is also clocked until register CCU60 MOSEL is configured.

# ASCLIN\_TC.004 SLSO in SPI mode still active after module disable

It is expected that in SPI mode, after module disable, the Slave Select Output signal SLSO should be in idle state according to configuration of Slave Polarity in Synchronous mode (IOCR.SPOL).

However, in this design step, when the module is disabled, the Slave Select Output signal SLSO is always 0 (low) independent of IOCR.SPOL, i.e., it is still active even when IOCR.SPOL =  $1_{\rm R}$ .

#### Workaround

Before disabling the ASCLIN module, set SLSO to the desired level in the corresponding Port control registers.

# <u>ASCLIN\_TC.005</u> Unjustified collision detection error in half-duplex SPI mode

In Half Duplex SPI mode, when collision detection is enabled and the number of stop bits in SPI frame is configured as any value from 1 to 7 in FRAMECON.STOP, a Collision Error (FLAGS.CE) is triggered during the trailing phase (i.e., during stop bits), although RX and TX signal are identical.

## Workaround

In half-duplex SPI mode, set FRAMECON.STOP = 0 if trailing phase is irrelevant, or ignore/disable collision error if FRAMECON.STOP > 0.

# ASCLIN TC.006 Unjustified response timeout in LIN slave mode

When ASCLIN is configured as LIN slave and Response timeout is configured as DATCON.RM =  $1_B$ , Response timeout is triggered even when an incomplete LIN Header frame is received. The timeout counter runs further after Header timeout detection without reset and triggers Response Timeout when it reaches the Response Timeout Threshold value defined by DATCON.RESPONSE.

### Workaround

Ignore the Response Timeout which comes directly after a Header Timeout has occurred and before the next break is detected.

# ASCLIN TC.007 Break Detected in LIN Frames in Soft Suspend mode

When ASCLIN has entered Soft Suspend mode (OCS.SUS = 0x2), it still detects a Break Field in LIN frames and triggers an interrupt if enabled (FLAGSENABLE.BDE =  $1_B$ ).



# Workaround

Ignore a detected break event when the module has been soft-suspended (e.g. set FLAGSENABLE.BDE =  $0_B$  when using soft suspend mode).

# ASCLIN TC.008 Response timeout in LIN Mode in case of header only

In LIN (Master/Slave) mode, when Header Only (DATCON.HO =  $\mathbf{1}_{\rm B}$ ) is configured, Response timeout could occur even though no Response frame is expected.

## Workaround

To avoid the unwanted interrupt, disable the interrupt on Response Timeout by FLAGSENABLE.RTE =  $0_B$  whenever Header Only (DATCON.HO =  $1_B$ ) is configured.

# <u>ASCLIN\_TC.009</u> RFL flag set in Buffer Mode when Receive FIFO Inlet is disabled

When RXFIFO is configured in Buffer Mode (RXFIFOCON.BUF =  $1_{\rm B}$ ) and Receive FIFO Inlet is disabled (RXFIFOCON.ENI =  $0_{\rm B}$ ), the receive FIFO level flag is set (FLAGS.RFL =  $1_{\rm B}$ ) even though RXFIFO is not filled with new incoming data.

#### Workaround

To avoid the unwanted Receive FIFO Level interrupt, disable it by setting FLAGSENABLE.RFLE =  $0_B$  whenever Receive FIFO Inlet is disabled (RXFIFOCON.ENI =  $0_B$ ),

# ASCLIN TC.010 Flush of TXFIFO leads to frame transmission

When the TXFIFO is flushed (TXFIFIOCON.FLUSH =  $1_B$ ), it triggers transmission of a frame in the following corner case:

· Starting condition:



- TXFIFO is not empty and TXFIFOCON.ENO = 0<sub>B</sub>
- · Triggering condition:
  - Write to TXFIFOCON with both TXFIFOCON.FLUSH =  $1_{\rm B}$  and TXFIFOCON.ENO =  $1_{\rm B}$

#### Workaround

Do not flush TXFIFO and change bit TXFIFOCON.ENO from  $0_B$  to  $1_B$  in one single write to TXFIFOCON if TXFIFO is not empty.

# BROM\_TC.008 Sporadic Power-on Reset after Wake-up from Standby Mode

On a wake-up from Standby mode, the Standby RAM redundancy installation procedure is executed. In case there is a sporadic Power-on reset in a time window between  $600~\mu s$  - 1 ms after Standby mode wake-up, it can happen that the application data stored in specific Standby RAM cells are overwritten.

Note: This effect can occur only on devices where non-zero data are stored in CPU0 DSPR at locations D000 2000<sub>H</sub> to D000 203F<sub>H</sub> by the Startup Software (SSW) after cold power-on (see section "Preparation before to enter Stand-by mode" in the BootROM chapter of the User's Manual). Only CPU0 DSPR Standby RAM is affected, EMEM in ADAS or ED devices is not affected.

### Workarounds

- Calculate CRC over critical Standby RAM data and store result before Standby mode entry. On a consequent wake-up, CRC of the critical data shall be carried out. The CRC is a general recommended measure for improved robustness of Standby RAM handling. Or / and
- 2. Keep a copy of the critical data at a second location in Standby RAM. On wake-up, compare data from both locations to ascertain their integrity.

# <u>CCU\_TC.002</u> Clock Monitors - Target Monitoring Frequency Selection

The following two configuration options for the Target Monitoring Frequency Selection in bit fields xxxSEL of register CCUCON3 and CCUCON4 must not be used:

- xxxSEL = 11<sub>B</sub>: 7.5 MHz is selected as target monitoring frequency
- xxxSEL = 10<sub>B</sub>: 6.6 MHz is selected as target monitoring frequency

Otherwise, in rare cases, unexpected SMU alarms may occur sporadically or continuously for the respective clock monitors.

#### Workaround

To avoid this effect, use only the following configuration options for the Target Monitoring Frequency Selection in bit fields xxxSEL of register CCUCON3 and CCUCON4:

- xxxSEL = 01<sub>B</sub>: 6 MHz is selected as target monitoring frequency
- xxxSEL = 00<sub>B</sub>: 5 MHz is selected as target monitoring frequency

# <u>CIF\_TC.013</u> DMA Access to Reserved/Protected Resources: FPI Error Response not correctly evaluated

The CIF module includes a configurable DMA function to support CIF data transfers from/to EMEM. If the CIF DMA is accessing reserved system address ranges or protected resources (e.g. protected via system MPU/ACCEN register), the CIF DMA transactions via the Back Bone Bus (BBB) will be finished on the on-chip bus with an Error Acknowledge.

Depending on the target address, the first transaction with an Error Acknowledge will be captured by the BCU\_BBB (BBB Bus Control Unit). An interrupt can be generated (SRC\_EMEM in the Interrupt Router IR) if the related SRN is enabled.

However, the CIF DMA will not be stopped by an Error Acknowledge. It will ignore the Error Acknowledge. (i.e. bits BUS\_ERROR in register CIFMI\_RIS/CIFMI\_MIS are not set).

In this situation the CIF data transferred by the DMA to an invalid internal address will be lost, and CIF will go on with invalid read data.

# CIF TC.014 CIF Module Sub-Resets

Note: This problem only affects the ADAS variants and corresponding emulation devices of TC29x and TC26x.

The CIF sub-module resets that can be triggered by writing to the IRCL register may cause the following potential problem:

# Description

There is a risk that flip-flops in other not-reset sub-modules that receive data from the reset sub-module may be set to a random value.

# Workaround

Do not use the reset bits of the CIF\_IRCL register.

Instead, use the module reset provided by CIFBBB\_KRST0 and KRST1 registers.

# CIF TC.015 Security Watchdog Interrupt Control - Documentation Update

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

The actual implementation (function mapping) for bits [3:0] in the following Security Watchdog Interrupt status/control registers CIFWD\_\*

- · CIFWD\_IMSC Watchdog Interrupt Mask Register
- CIFWD\_RIS Watchdog Raw Interrupt Status Register
- CIFWD MIS Watchdog Masked Interrupt Status Register
- CIFWD\_ICR Watchdog Interrupt Clear Register
- CIFWD ISR Watchdog Interrupt Set Register

differs from the documentation of the function of bits [3:0] as follows:



Table 9 Security Watchdog Interrupt Status/Control Registers - Documentation Update

Event	Actual Implement	Documentation (incorrect)	
	Field Name	Bit	Bit
Horizontal Start End Timeout	*_WD_HSE_TO	3	0
Horizontal End Start Timeout	*_WD_HES_TO	2	1
Vertical Start End Timeout	*_WD_VSE_TO	1	2
Vertical End Start Timeout	*_WD_VES_TO	0	3

Note: \* = IMSC for register CIFWD\_IMSC

- \* = RIS for register CIFWD\_RIS
- \* = MIS for register CIFWD\_MIS
- \* = ICR for register CIFWD ICR
- \* = ISR for register CIFWD\_ISR

# <u>CPU\_TC.123</u> Data Corruption possible when CPU GPR accesses made via SRI slave with CPU running

Data corruption may occur when another master accesses a TriCore CPU's General Purpose Registers (GPRs) via its SRI slave port whilst the CPU is running (i.e. not Idle, Halted or Suspended). The TriCore GPRs are A0-A15 and D0-D15. The scenarios in which data corruption may occur are different for the TC1.6P and TC1.6E processors as described below.

TC1.6P - Data corruption may occur when one of the CPU GPRs is **written** via the SRI slave port whilst the CPU is running. Both AGPR and DGPR writes may be affected.

TC1.6E - Data corruption may occur when one of the CPU Address GPRs (A0-A15) is **read** via the SRI slave port whilst the CPU is running. However, data



corruption can only occur when the slave AGPR read interacts with the execution of a specific form of store instruction. The store instructions affected by this issue are ST.A and ST.DA, where the address register to be stored is modified by the addressing mode of the store instruction. For example:

However, such store instructions are architecturally undefined and should not be being used. In the case of this errata all data written to memory by this store instruction may be corrupted.

## Workaround

Writes to a CPU's GPRs via its SRI slave port must never be performed whilst the CPU is running. If it is necessary for an external master to write to a CPU's GPR then that CPU must first be placed in Idle, Halt or Suspend mode.

If it is necessary for an external master to read a TC1.6E CPU's AGPR whilst that CPU is running then store instructions of the form above (where any source register is modified by the addressing mode of the store instruction) are not allowed

# <u>CPU\_TC.126</u> Unexpected Address Error Alarms caused by Speculative Access to Out-of-range PMEM and DMEM Areas

### Overview

An interaction between the TC1.6P TriCore processor speculation system and the SRAM address error system can lead to unexpected and unintended address error alarms being generated. These unexpected address error alarms are generated by speculative TriCore accesses into out-of-range memory areas of non-power of two local PMEM (PSPR + PCache) or DMEM (DSPR + DCache) memories.

In TC29x, the following CPUs and memories are affected:

- PMEM side issue: CPU0 PMEM
- DMEM side issue: CPU1 and CPU2 DMEM.

TC29x, ES-BB, BB 47/315 Rel. 1.7, 2019-06-24




Figure 1 Example for Non-Power of Two PMEM

Note: The issue only affects non-power of two PMEM and DMEM memories of a TC1.6P CPU as described above. Other CPU cores and memory configurations are not affected.

Note: At no time does TriCore speculation lead to incorrect code being executed. The only erroneous effect seen is the generation of spurious address error alarms.

#### Effect due to the Issue

Due to the issue, the corresponding PSPR and DSPR address error alarms are generated. The ETRR error address buffer in the corresponding MBIST will contain addresses which are out of range of the implemented SRAM size.

# MPU related preconditions for the Issue

Both PMEM and DMEM side issues will not occur during normal functional execution (i.e. without PSE traps) if the MPU of the corresponding CPU is completely disabled (CPUx\_SYSCON.PROTEN =  $0_R$ ).

If MPU is enabled, both the PMEM and DMEM issues will still not occur during normal functional execution if all used Protection Register Sets (PRS) in the MPU have un-restricted execution permissions for the entire executable



address space (segments 5 to  $E_{\rm H}$ ). The settings of PRS sets not used at all within the application have no effect.

In addition, the DMEM side issue can occur only when an MPX or PSE trap is generated (This does not apply to PMEM side issue, which can be caused during normal code execution).

# TC29x: Scenarios leading to Speculative Access to Out-of-range PMEM Areas

Address error alarms ALM0[8] (and - should the situation arise - associated address buffer overflow alarms ALM0[9]) can be generated by speculative fetch accesses from **CPU0** to the following out-of-range **PMEM** locations:

- Segment C: C\*\*\* C000<sub>H</sub> ... C\*\*\* FFFF<sub>H</sub>,
- Segment 7: 701\* C000<sub>H</sub> ... 701\* FFFF<sub>H</sub>.

The PMEM side issue depends on specific code patterns looking similar to an out of range fetch instruction, if accessed from an unaligned address. This issue may be potentially triggered during any return instruction (ret / rfe etc.), if additionally an external access to the DMEM occurs during the return instruction.

# TC29x: Scenarios leading to Speculative Access to Out-of-range DMEM Areas

Address error alarms (and - should the situation arise - associated address buffer overflow alarms) can be generated by speculative accesses from **CPU1** and **CPU2** to the following out-of-range **DMEM** locations:

- Segment D: D\*\*3 E000<sub>H</sub> ... D\*\*3 FFFF<sub>H</sub> (CPU1 and CPU2),
- Segment 5: 5003 E000<sub>H</sub> ... 5003 FFFF<sub>H</sub> (CPU2),
- Segment 6: 6003 E000<sub>H</sub> ... 6003 FFFF<sub>H</sub> (CPU1).

The unexpected alarms generated are:

- for CPU2: ALM6[12] (address error alarm) and ALM6[13] (address buffer overflow alarm)
- for CPU1: ALM1[12] (address error alarm) and ALM1[13] (address buffer overflow alarm)

The DMEM side issue can occur only when a fetch trap (MPX or PSE trap) is being executed.



If these traps are being used in the application to only denote an error condition, it just needs to be taken care that an additional alarm may potentially occur when the traps are executed.

# Workaround for PMEM Side

In case the MPU related preconditions for the Issue are relevant, then in order to avoid the PMEM side alarms, the workaround is to disable address error notification of the affected PMEMs to the SMU completely in the MTU itself. Address buffer overflow error notification / alarm is not disabled.

In the TC29x, the following error notifications shall be disabled within the MBIST:

CPU0 PMEM address error notification via bit ECCD.AENE = 0<sub>B</sub> in MC16
 Note: Due to this, neither alarms nor CPU traps are generated for the above mentioned address errors.

The concept of handling correctable, un-correctable and address buffer overflow errors / alarms is not affected and needs not be changed. Correctable error counting threshold is still effective, as address buffer overflow alarm is not disabled.

## Workaround for DMEM Side

The DMEM side issue can only be triggered when an MPX or PSE trap is executed. Therefore, if these traps denote only an error condition, then during the traps, an additional DMEM alarm needs to be considered and taken care of.

In case these traps are used for functional purposes and triggered on purpose - for example by jumping to an "entry point" without execution permission in order to trigger an MPX trap - then the following workaround can be applied:

- The "entry point" has to be placed in a cacheable 32-byte aligned location, with the PCACHE enabled.
- The "entry point" needs to begin with a sequence on 4 NOP16 instructions.
- There shall be no external access to PSPR during the jump to the "entry point".
- In case it cannot be ensured that external accesses to PSPR shall not occur, then the sequence shall be preceded by a DSYNC, ISYNC sequence with interrupts disabled.



# **Example Code Sequence**

(Assuming PCACHE is enabled)

```
__asm("disable"); //needed only if external PSPR accesses
__asm("dsync"); //needed only if external PSPR accesses
__asm("isync"); //needed only if external PSPR accesses
__asm("ja entry_point");
```

Where entry\_point is a cacheable 32-byte aligned address, beginning with 4 NOP16 instructions.

In case the preconditions for the issue are relevant, and the above workaround cannot be applied, then in order to avoid the DMEM issue, the workaround is to disable address error notification of the affected DMEMs to the SMU completely in the MTU itself. Address buffer overflow error notification / alarm is not disabled.

In the TC29x, the following error notifications shall be disabled within the MBIST:

- CPU1 DMEM address error notification via bit ECCD.AENE = 0<sub>B</sub> in MC6 (DSPR) and MC20 (DSPR2)
- CPU2 DMEM address error notification via bit ECCD.AENE = 0<sub>B</sub> in MC0 (DSPR) and MC21 (DSPR2)

Note: Due to this, neither alarms nor CPU traps are generated for the above mentioned address errors.

The concept of handling correctable, un-correctable and address buffer overflow errors / alarms is not affected and needs not be changed. Correctable error counting threshold is still effective, as address buffer overflow alarm is not disabled.

# Safety / FMEDA Considerations

The impact of the following needs to be considered / calculated for the above mentioned CPU PMEMs and DMEMs:

Increase of residual failure rate due to disabling of address error monitor



 Coverage of certain address faults with ECC: certain address errors additionally produce ECC-incorrect data, which can be detected by the ECC.

# <u>CPU\_TC.127</u> Pending Interrupt Priority Number PIPN in Register ICR

In the TriCore Architecture Manual, it is described for the Pending Interrupt Priority Number ICR.PIPN that it is reset to 0x0 in case there is no request pending.

However, the AURIX<sup>™</sup> hardware implementation behaves differently, as the value of PIPN is not changed after the interrupt is serviced in case there is no further request pending.

# <u>DAP\_TC.002</u> DAP client\_blockread has Performance issue in Specific Operation Modes

For achieving the highest block read bandwidth, the following word is already read chip internally while a word is transmitted on DAP. This read ahead is under certain conditions disabled in the case that the "All parcels with CRC6" bit is set in the telegram. In this case the distance between the reply parcels becomes significantly longer, due to the missing read ahead. This effect occurs also in Wide Mode.

The data values in the parcels are always correct, it is just a performance issue.

### Workaround

Don't use the "All parcels with CRC6" option, use "Read CRCup" instead.

This mode is anyway better in terms of performance for larger blocks (no CRC6 overhead for each parcel) and data protection (32 bit CRC). For a few words, the impact of this performance issue might be tolerable. For the first word a read ahead is not possible anyway.

TC29x, ES-BB, BB 52/315 Rel. 1.7, 2019-06-24



# DAP\_TC.003 DAP CRC32 definition and algorithm

The DAP CRC32 algorithm is different from the IEEE 802.3 Ethernet CRC.

### Workaround

Use the following (VHDL) algorithm for each incoming data bit. The CRC32 value is initialized with all ones.

In Wide Mode the function is called for both DAP data bits in each DAP0 clock cycle.

```
subtype crc32 t is std ulogic vector(31 downto 0);
function calc crc32 f(crc now : crc32 t;
                      bit new : std ulogic)
                     return crc32 t is
 variable crc : crc32_t;
begin
  crc(31 downto 1) := crc_now(30 downto 0);
  crc(0) := bit new xor crc now(31);
  crc(1) := bit_new xor crc_now(0) xor crc_now(31);
  crc(2) := bit_new xor crc_now(1) xor crc_now(31);
  crc(4) := bit new xor crc now(3) xor crc now(31);
  crc(5) := bit_new xor crc_now(4) xor crc_now(31);
  crc(7) := bit_new xor crc_now(6) xor crc_now(31);
  crc(8) := bit_new xor crc_now(7) xor crc_now(31);
  crc(10) := bit_new xor crc_now(9) xor crc_now(31);
  crc(11) := bit_new xor crc_now(10) xor crc_now(31);
  crc(12) := bit_new xor crc_now(11) xor crc_now(31);
  crc(16) := bit_new xor crc_now(15) xor crc_now(31);
  crc(22) := bit_new xor crc_now(21) xor crc_now(31);
  crc(23) := bit new xor crc now(22) xor crc now(31);
  crc(26) := bit_new xor crc_now(25) xor crc_now(31);
 return crc;
end calc crc32 f;
```



# <u>DAP\_TC.004</u> DAP client\_blockwrite telegram with CRC6 and CRC32 protection options

Note: This problem is only relevant for tool development, not for application development.

When issuing a DAP client\_blockwrite telegram from the tool to the device several CRC protection options are available, namely CRC6 and CRC32.

# **Expected Behavior**

- For CRC6 the expected behavior is:
  - (1) A CRC6 will be appended to the reply of only the last parcel of the telegram.
  - (2) An optional CRC6 can be appended to the devices "single startbit response" by setting DAPISC.RC6.
- For CRC32 the expected behavior is:
  - (3) The telegram can optionally send the CRCdown value as the last parcel.

# **Actual Implementation**

- For the actual implementation the CRC6 slightly differs as follows:
  - (1) The CRC6 of the last parcel will be erroneous if DAPISC.RC6 is set or if the CRCdown option is enabled.
  - (2) If DAPISC.RC6 = 1<sub>B</sub>, an unintentional CRC6 will be appended to the device response of parcels which are not the last parcel.
- For the actual implementation the CRC32 option slightly differs as follows:
  - (3) If also the CRC6option is set, the CRCdown option will not return the correct CRCdown value.

# Workaround for (3)

Workaround for (3) is not to use the CRCdown feature of the client\_blockwrite telegram, but to use the dedicated get\_CRCdown telegram.



# <u>DAP\_TC.005</u> DAP client\_read: dirty bit feature of Cerberus' Triggered Transfer Mode

Note: This problem is only relevant for tool development, not for application development.

The DAP telegram client\_read reads a certain number of bits from an IOclient (e.g. Cerberus). The parameter k can be selected to be zero, which is supposed to activate reading of 32 bits plus dirty bit.

However, in the current implementation, the dirty bit feature does not work correctly.

It is recommended not to use this dirty bit feature, meaning the number k should not evaluate to "0".

# <u>DAP\_TC.006</u> CRC6 error in telegram following a get\_CRCdown telegram prevents reset of CRC32 calculator

Note: This problem is only relevant for tool development, not for application development.

If a CRC6 error occurs in the telegram following a get\_CRCdown telegram the AURIX™ internal CRC32 calculator does not get reset, as is the expected behavior for get\_CRCdown.

This effect can lead to unexpected CRC32 values for the next get\_CRCdown telegram. This corresponds to the perception of the tool that there has been a CRC32 error, even if the data was transmitted correctly.

#### Workaround 1

Accept extra traffic for a required retransmission: In this case the tool could see a CRC32 error which is not based on a wrong transmission, but on the missing reset of the AURIX™ internal CRC32 calculator. This would trigger the retransmission of correctly sent data.



#### Workaround 2

Check for no-reply after a get\_CRCdown telegram: If the tool does not receive an answer for the telegram following a get\_CRCdown, it needs to resend the get\_CRCdown telegram and ignore the data.

# <u>DAP TC.009</u> CRC6 error in client\_blockwrite telegram

Note: This problem is only relevant for tool development, not for application development.

If a CRC6 error happens in a client\_blockwrite telegram, the DAP module will not execute the write and the tool will run into timeout according to the DAP protocol.

But in this case a following client\_blockwrite (with start address) will be ignored by the DAP module.

# Workaround

If the tool is running into a timeout after a client\_blockwrite telegram it should transmit a dummy client\_blockread telegram (e.g. len=0, arbitrary address) which will clean up the DAP client\_blockwrite function.

# DMA\_TC.015 DMA Double Buffering: No Timestamp Support

When a DMA channel is configured for DMA Double Buffering, and flow control (or appendage of time stamp) is selected, i.e.  $DMA\_ADICRz$ . STAMP =  $1_B$ , the Move Engine may lock up.

## Workaround

When a DMA channel is configured for DMA Double Buffering then flow control (or appendage of time stamp) should not be selected, i.e. bit  $DMA\_ADICRz.STAMP$  must be =  $0_B$ .



# <u>DMA\_TC.016</u> Byte and Half-word Write Accesses to specific Registers not supported

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.

Byte and half-word write accesses via the SPB (System Peripheral Bus) to the Regfile and Request Control logic are not supported.

This affects the following registers:

- DMA OTSS (OCDS Trigger Set Select)
- DMA ERRINTR (Error Interrupt)
- DMA\_PRR0 (Pattern Read Register 0)
- DMA\_PRR1 (Pattern Read Register 1)
- DMA\_MODEy (Hardware Resource Mode)
- DMA\_HRRz (Hardware Resource Partition)
- DMA SUSENRz (Channel Suspend Enable)
- DMA\_TSRz (Transaction State)

## Workaround

Make sure only 32-bit word data is written to the registers listed above by selecting the appropriate data types.

# <u>DMA\_TC.017</u> Pattern Detection Double Interrupt Trigger when INTCT = 11<sub>B</sub>

A DMA channel z is configured for pattern detection by programming the  ${\tt DMA\_CHCFGRz.PATSEL}$  to reference a data value set in one of the pattern read registers  ${\tt DMA\_PRR0}$  or  ${\tt DMA\_PRR1}.$  If  ${\tt DMA\_ADICRz.INTCT}$  = 11 $_{\tt B}$  then DMA channel z will generate a channel interrupt trigger and set CHSRz.ICH each time <code>TCOUNT</code> is decremented.

If a pattern match is detected then a channel interrupt trigger will be correctly generated but a second channel interrupt trigger will be generated when TCOUNT decrements. The second interrupt trigger is a bug and should not occur.



If the DMA channel z interrupt trigger is directed via the Interrupt Router to generate a DMA hardware request to another DMA channel then the second interrupt trigger may result in a Transaction Request Lost event.

# Workaround

Workaround is to ignore the generation of the Transaction Request Lost event:

- Either disable the generation of error interrupt service requests by setting ADICRz. ETRL =  $0_R$
- Or if the error interrupt service request is enabled, check all error status bits.
   If only the TRL bit for DMA channel x (pattern detection channel) is set then clear TRL and continue normal DMA operation.

# <u>DMA\_TC.018</u> FPI timeout can cause pipelined register reads to break

Due to a problem in the FPI slave interface (SIF) to the System Peripheral Bus (SPB) in the DMA module, a register access which is pipelined behind an access which is timed-out may terminate early and return the wrong data to the bus.

The scenario for this problem to occur is as follows:

- 1. An FPI read transaction is performed which takes a long time in the data phase. Pipelined behind this is a register access to DMA or Cerberus.
- 2. The first transaction is timed out, and in the same cycle the register access is taken by the SIF.

## Workaround

Timeout indicates a severe problem, meaning that something took unexpectedly long. In the event of an FPI timeout on the SPB, an error routine should be run to determine the error, and perform a system reset.

TC29x, ES-BB, BB 58/315 Rel. 1.7, 2019-06-24



# <u>DMA\_TC.019</u> CBS Accesses with Large SPB:SRI Clock Ratios Configured

When operating in debug mode and a large SPB:SRI clock ratio is configured then Cerberus accesses to the SRI address space may be unreliable and result in the Cerberus hanging.

## Workaround

Limit the SPB:SRI clock ratio to 1:1, 2:1, 3:1 or 4:1, and do not perform Cerberus accesses to the SRI address space while switching the SPB:SRI clock ratio.

# DMA TC.020 DMA Conditional Linked List: Circular Buffer Enabled

When a DMA channel is configured for Conditional Linked List (i.e. ADICRz.SHCT =  $1111_B$ ) and circular buffer operation (i.e. ADICRz.SCBE =  $1_B$ ) OR ADICRx.DCBE =  $1_B$ ) then if the source and destination addresses are not set to wrap boundaries then the behaviour will not be as intended, e.g. the wrap bits CHCSRz.WRPS and CHCESRz.WRPD may be spuriously set.

### Workaround

If a DMA channel is configured for Conditional Linked List and circular buffers are enabled then the user must set the source and destination addresses to wrap boundaries.

# <u>DMA TC.021</u> Combined Software/Hardware Controlled Mode Spurious Errors

A DMA channel is configured for combined software/hardware controlled mode. If the Move Engine is servicing a DMA channel software request and a DMA channel hardware trigger is received then a Transaction Request Lost event is set. When the Move Engine completes the current DMA access the TSRz.CH bit is not cleared. The DMA channel will continue to request channel arbitration



as the CH bit is set. If the DMA channel wins arbitration then the Move Engine will continue to service the DMA channel.

In summary, 2 DMA requests (software and hardware) have resulted in 2 X DMA transfers and 1 X Transaction Request Lost (i.e. 3 X DMA actions for 2 X DMA triggers) i.e. a spurious error is generated.

#### Workaround

If a DMA channel is configured for combined software/hardware mode then increased attention must be paid to de-conflict the triggering of DMA channels from the servicing of DMA requests. The workaround will remove the source of spurious errors.

# DMA TC.022 Conditional Linked List: Bus Error

When a DMA channel is configured for Conditional Linked List (i.e. ADICRz.SHCT =  $1111_B$ ) then if a bus error is reported then:

- If there is a pattern match then the number of DMA moves subsequently executed may not be as intended.
- If there is an error during the loading of a new Transaction Control Set then
  the DMA channel does not clear the TSRz.CH bit and begins the next DMA
  transaction with an erroneous Transaction Control Set.

# Workaround

If a DMA channel is configured for Conditional Linked List then the user must enable the error interrupt service request. On receiving notification of an error interrupt service request the user must read the Move Engine Error Status Registers to confirm that no bus errors were reported:

- If DMA\_ERRSRx.DER = 0<sub>B</sub> and DMA\_ERRSRx.SER = 0<sub>B</sub> then no bus errors reported.
- If a bus error is reported then check the last error channel DMA\_ERRSRx.LEC.
- If DMA\_ERRSRx.DLLER = 1<sub>B</sub> then there was an error during the loading of a new Transaction Control Set.



# **DMA TC.024** Suspend Request coincident with Channel Activation

If DMA channel z is suspend enabled (SUSENRz.SUSEN =  $1_B$ ) and the DMA receives a suspend request then if during the same clock cycle the DMA channel becomes active in a Move Engine, the following effects will occur:

- SUSACRz.SUSAC is set for a cycle and then cleared
- A DMA transfer is performed for DMA channel z
- SUSACRz.SUSAC is set again on completion of the DMA transfer and the DMA channel is finally suspended.

## Workaround

When polling SUSACRz.SUSAC in software, additionally check whether DMA channel z is active in a Move Engine x by reading bit field MExSR.CH.

# <u>DMA\_TC.025</u> Conditional Linked List: new non-CLL mode TCS load can corrupt SDCRC RAM write

When a Conditional Linked List (CLL) transaction is running and gets a CLL pattern match, this will stop the running transaction and cause a transaction control set (TCS) load.

In case the new TCS load is set up so that it is not in CLL mode, then the SDCRC value of the new TCS may get corrupted.

#### Workaround

Avoid selection of non-CLL mode in the TCS loaded after a CLL pattern match.

# DMA\_TC.026 Linked List: Failed TCS load can trigger wrap interrupt

When a Transaction Control Set (TCS) linked list load is performed, and an error is received during the load process, this terminates the load. A DMA linked list error is indicated by the error status flag ERRSRx.DLLER.

If the DADR address left in the register matches the destination wrap boundary, this results in the issuing of a destination wrap interrupt in case the destination wrap interrupt enable is set. Hence a failed TCS load has triggered an interrupt.



Note: This only happens for destination interrupts. Logic is already in place to exclude source interrupts.

# Workaround

An error interrupt for the DMA linked list error is triggered by the status flag ERRSRx.DLLER if enabled by EERx.ELER. Therefore the destination wrap buffer interrupt can be ignored in this case.

# <u>DMA TC.028</u> Transaction Request Lost (TRL) Interrupt Service Request Behaviour

The DMA channel TRL error interrupt service request is a DMA safety measure signalling a lost DMA request to the system. For each DMA channel TRL event, the DMA may trigger one or more error interrupt service requests.

The application software should include a DMA error handler to resolve all DMA errors including TRL.

# Workaround

None

# DMA TC.031 CHCSR.ICH can be incorrectly set after pattern match

If a pattern match is seen during a transaction, the transaction is halted for the current active channel. The move engine zeroes its internal move counter, and holds the transfer count status MEx\_CHCSR\_TCOUNT at the last value. However, the MEx\_CHCSR.ICH bit will still be set indicating a TCOUNT decrement.

### Workaround

As there is a pattern match, a DMA channel pattern match interrupt service request will be generated. The pattern match interrupt routine can service the interrupt and clear the status bits including ICH.

# <u>DMA\_TC.034</u> DMA Timestamp and Destination Circular Buffer

The DMA must not write a DMA timestamp at an address that overwrites DMA move data stored at a DMA destination address. If the DMA channel is configured for linear DMA destination address generation (DMA channel ADICRz.DCBE =  $0_B$ ), the DMA appends the DMA timestamp to the end of a DMA transaction (i.e. beyond the last DMA write move data).

If the DMA channel is configured for destination circular buffer (DMA channel ADICRz.DCBE =  $1_B$ ), there are three use cases:

- Use Case 1: the size of the DMA transaction equals the size of the
  destination circular buffer. If the DMA writes the last DMA write move data
  at the last address in the destination circular buffer, the DMA correctly writes
  the DMA timestamp beyond the destination circular buffer.
- Use Case 2: the size of the DMA transaction is less than the size of the
  destination circular buffer. If the DMA writes the last DMA write move data
  NOT at the last address in the destination circular buffer, the DMA writes the
  DMA timestamp inside the destination circular buffer. Erroneously, the DMA
  may store the DMA timestamp at an address that overwrites DMA write
  move data.
- Use Case 3: the size of the DMA transaction is greater than the size of the
  destination circular buffer. After the DMA destination address has wrapped,
  the DMA will overwrite DMA write move data with fresh DMA write move
  data.

Note: DMA Timestamp works as specified when using only source circular buffer.

#### Workaround 1

If a DMA channel is configured

- for destination circular buffering (ADICRz.DCBE = 1<sub>B</sub>) AND
- the appendage of a DMA timestamp (ADICRz.STAMP =1<sub>B</sub>), AND
- the size of the DMA transaction (defined by CFCFGRz.TREL) equals the size of the destination circular buffer (defined by ADICRz.CBLD),

the DMA shall append the DMA timestamp beyond the destination circular buffer if



- For increment of DMA destination address (ADICRz.INCD = 1<sub>B</sub>), the initial DMA destination address is at the bottom of the destination circular buffer.
- For decrement of DMA destination address (ADICRz.INCD = 0<sub>B</sub>), the initial DMA destination address is at the top of the destination circular buffer.

# Workaround 2

If DMA channel z is configured

- for destination circular buffering (ADICRz.DCBE = 1<sub>B</sub>) AND
- increment of DMA destination address (ADICRz.INCD = 1<sub>B</sub>) AND
- the appendage of a DMA timestamp (ADICRz.STAMP = 1<sub>B</sub>) AND
- the size of the DMA transaction (defined by CFCFGRz.TREL) is less than
  the size of the destination circular buffer (defined by ADICRz.CBLD),

the DMA shall append the DMA timestamp to the DMA write move data if the following DMA channel parameters are configured:

- ADICRz.DMF = 001<sub>R</sub> (address offset is 2 x CHCFGRz.CHDW) AND
- CHCFGRz.CHDW = 010<sub>B</sub> (32-bit data width for moves, SDTW).

In all other DMA destination circular buffer use cases, the DMA channel shall be configured to disable the appendage of DMA timestamp (ADICRz.STAMP =  $0_R$ ).

# <u>DMA TC.035</u> Last DMA Transaction in a Linked List triggers a DMA Daisy Chain

DMA Channels can be daisy chained by setting the bit CHCFGRz.PRSEL =  $1_B$ . When a higher priority DMA channel z completes a DMA transaction then it will initiate a DMA transaction on the next lower priority DMA channel z-1 by setting the access pending bit TSRz-1.CH.

However, if the current transaction was the last one in a linked list, and PRSEL is set to daisy chain, TSRz-1.CH of the next lower channel z-1 is set just after the TCS (transaction control set) load, that is, before the last transaction of the linked list has even started. Therefore the last TCS is not executed by the Linked List.

TC29x, ES-BB, BB 64/315 Rel. 1.7, 2019-06-24



# Workaround

Do not use Daisy Chain with Linked Lists (i.e. if ADICRz.SHCT[3:2] =  $11_B$  then CHCFGRz.PRSEL =  $0_B$ ).

If the use case needs to trigger a further TCS in the next lower DMA channel then the trigger should be routed via the Interrupt Router.

# <u>DMA\_TC.036</u> Linked List: SADR/DADR can be overwritten when loading a non-LL TCS

If a Linked List (LL) loads in a non-LL Transaction Control Set (TCS) which has a shadow mode selected (ADICRz.SHCT =  $0001_B$  or  $0010_B$  or  $0100_B$  or  $0101_B$ ), during the write-back it can overwrite the contents of SADR/DADR in the newly loaded TCS before the DMA transaction has been run.

## Workaround

Do not use shadow address modes with DMA Conditional Linked List.

Note: The Application Note AP32245 "DMA Linked List" will highlight that shadow address modes are not required.

# <u>DMA\_TC.037</u> Conditional Linked List: Bit TSR.CH not cleared for a CLL transaction upon pattern match

When a Conditional Linked List (CLL) pattern match is found, the transaction ends. TSR.CH should be cleared, and set later during write-back of the Transaction Control Set (TCS) if the newly loaded TCS is auto-starting (i.e.  $CHCSRz.SCH = 1_B$ ).

Due to an internal problem TSR.CH is not cleared in this case.

### Workaround

There is no workaround.

The assessment is that a DMA CLL transaction that does not get a match will transition to the next DMA transaction. The CH bit will be cleared.



# <u>DMA\_TC.038</u> Linked List: SIT interrupt when SIT bit set in newly loaded TCS

The Set Interrupt Trigger (SIT) bit is a means of generating a DMA channel interrupt service request via software. It is a debug feature that allows to trigger the Interrupt Router, without configuring the DMA channel and executing a DMA transaction.

When a new Transaction Control Set (TCS) is loaded in linked list mode, and the SIT bit in the new TCS being loaded is set in the value written to register CHCSRz, a channel interrupt trigger will be activated.

Therefore, the SIT bit should always be set to 0<sub>B</sub> when using linked lists.

Note: The latest versions of the documentation are/will be updated to reflect this.

# DMA TC.039 Read Data CRC

The Read Data CRC (RDCRC) calculates an IEEE 802.3 ethernet CRC32 checksum as DMA moves read data through the DMA. The DMA implementation of the algorithm does not zero extend the read data for SDTB (8-bit) and SDTH (16-bit) accesses resulting in the calculation of a wrong checksum value

The RDCRC must only be used with STDW (32-bit), SDTD (64-bit), BTR2 (128-bit) and BTR4 (256-bit) access sizes. It must be noted that SDTD, BTR2 and BTR4 are only supported for SRI-source to SRI-destination transactions.

# <u>DMA\_TC.040</u> DMA Linked Lists: Intermittent Clearing of Hardware Transaction Request Enable with mixed mode Transaction Control Sets

When a DMA channel is configured for linked list operation, if a Transaction Control Set (TCS) is configured for Continuous Mode (DMA\_CHCFGRz.CHMODE =  $1_{\rm B}$ ) and the next TCS is configured for Single Mode (DMA\_CHCFGRz.CHMODE =  $0_{\rm B}$ ) then DMA\_TSRz.HTRE may be intermittently cleared disabling the servicing of DMA hardware requests.



## Workaround

If a DMA channel is configured for linked list operation then all application DMA transactions must be configured for Continuous Mode (DMA\_CHCFGRz.CHMODE =  $1_{\rm B}$ ). If there is a need for the application to clear the Hardware Transaction Request Enable (DMA\_TSRz.HTRE =  $0_{\rm B}$ ) then two additional dummy DMA transactions should be serviced by the DMA in the linked list:

- Dummy Transaction 1: the TCS is configured as a linked list TCS (DMA\_ADICRz.SHCT = 0xC, 0xD or 0xE) in Single Mode (DMA\_CHCFGRz.CHMODE = 0) and auto start (DMA\_CHCSRz.SCH = 1<sub>B</sub>). The TCS should configure a single DMA move to read a word from memory in order to write DMA\_TSRz.DCH = 1<sub>B</sub> and disable subsequent DMA hardware requests.
- Dummy Transaction 2: the TCS is configured for normal shadow control mode (DMA\_ADICRz.SHCT = 0000<sub>B</sub>) and Single Mode. A dummy DMA move is performed.

# DMA\_TC.041 DMA Circular Buffer Wrap Interrupt

If a DMA channel is configured for source circular buffer operation (ADICRz.SCBE =  $1_B$ ), the DMA shall correctly calculate the DMA source addresses. When the DMA source address wraps, the DMA is unreliable in updating the wrap source buffer status (CHCSRz.WRPS). If the wrap source buffer interrupt is enabled (ADICRz.WRPSE =  $1_B$ ), the DMA is unreliable in triggering a source wrap buffer interrupt.

If a DMA channel is configured for destination circular buffer operation (ADICRz.DCBE =  $1_{\rm B}$ ), the DMA shall correctly calculate the DMA destination addresses. When the DMA destination address wraps, the DMA is unreliable in updating the wrap destination buffer status (CHCSRz.WRPD). If the wrap destination buffer interrupt is enabled (ADICRz.WRPDE =  $1_{\rm B}$ ), the DMA is unreliable in triggering a destination wrap buffer interrupt.



# Workaround

The source wrap buffer interrupt shall be disabled (ADICRz.WRPSE  $=0_B$ ).

The destination wrap buffer interrupt shall be disabled (ADICRz.WRPDE = $0_B$ ). If a DMA channel is configured for circular buffer operation (ADICRz.SCBE =  $1_B$ ) or ADICRz.DCBE =  $1_B$ ), the DMA channel shall be configured as follows:

- The size of the DMA transaction shall equal the size of the circular buffer.
- If a source circular buffer is configured (ADICRz.SCBE = 1<sub>B</sub>), the initial DMA source address shall be the start address of the source circular buffer.
- If a destination circular buffer is configured (ADICRz.DCBE = 1<sub>B</sub>), the initial DMA destination address shall be the start address of the destination circular buffer.
- The DMA channel interrupt control shall be configured to trigger an interrupt on completion of the DMA transaction (DMA\_ADICRz.INTCT = 10<sub>B</sub> and DMA\_ADICRz.IRDV = 0000<sub>B</sub>).

If a DMA channel is configured for both source circular buffer operation (ADICRz.SCBE =  $1_B$ ) AND destination circular buffer operation (ADICRz.DCBE =  $1_B$ ), the size of the source circular buffer shall equal the size of the destination circular buffer.

# <u>DMA\_TC.042</u> DMA Interrupt from Channel reported before Completion of DMA Transaction

The Interrupt from Channel (ICH) status bit should be set on completion of a DMA transaction. If the DMA channel is configured to append a DMA Timestamp then validation have discovered that the ICH bit is set before the DMA timestamp has been written.

# Workaround 1

On receipt of a DMA channel interrupt service request software shall poll the Move Engine (ME) Status Register(s) to confirm the DMA channel is no longer active.

- Check active DMA channel in ME SR.
- Check Write Status in ME SR.



If these fields in both ME are no longer the DMA channel that triggered the DMA channel interrupt service request then the DMA transaction has completed.

### Workaround 2

To avoid polling the Move Engine status, the user may use a DMA linked list to execute the following DMA transactions:

- DMA transaction 1:
  - move operation (DMA timestamp shall not be selected)
- DMA transaction 2:
  - single 32-bit DMA move to copy DMA timestamp from DMA TIME register to next 32-bit aligned destination after DMA transaction 1.

# <u>DMA\_TC.043</u> DMA Write Move Data Corruption for non 32-byte Aligned Cacheable Source Address

If the DMA channel TCS selects a 256-bit channel data width and a non 32-byte aligned source address then the beat order of the DMA write move will be different for DMA read moves to cacheable (segments 8 and 9) and non-cacheable (segments A and B) source addresses. The effect is data corruption for accesses to cacheable addresses.

### Workarounds

- 1. Use 32-byte aligned source addresses for DMA read move to cacheable addresses (segments 8 and 9).
- 2. Use non-cacheable source addresses (segments A and B).

# <u>DMA\_TC.044</u> Clock Switch after SPB Error Reported results in Spurious SRI Error

If an SPB error is reported, and then immediately the SRI:SPB clock ratio is changed, then if the next DMA read move is to an SRI source address a spurious error may be reported.



## Workaround

- 1. The system shall not change the SRI:SPB clock ratio while the DMA is active.
- 2. The DMA error handler should monitor the reporting of SPB and SRI errors after a clock switch.

# **DMA TC.045** DMA Reconfigures DMA Channels Lockup

If two or more DMA channels are used to re-configure other DMA channels (i.e. perform a DMA write move to DMA address space) the DMA may lock up if the re-configuration DMA channels are assigned to different DMA hardware resource partitions.

The effect of the DMA lock up is to lock up other SPB master interfaces which attempt a write access to DMA address space.

## Workaround

All DMA channels used to re-configure other DMA channels shall be assigned to the same hardware resource partition in their corresponding DMA Channel Hardware Resource Registers HRRz.

# **DMA\_TC.046** Shadow Operation Read Only Mode

If a DMA channel is configured for Source Address Buffering Read Only (ADICR.SHCT =  $0001_B$ ) or Destination Address Buffering Read Only (ADICR.SHCT =  $0010_B$ ), the DMA is unreliable when performing a shadow address update. In these modes, the SADR/DADR registers may get directly updated (instead of SHADR) in the middle of a transaction, potentially resulting in a DMA data transfer corruption.

#### Workaround

The DMA channel configuration for Read Only Modes (SHCT =  $0001_B$  or SHCT =  $0010_B$ ) must not be used.



Instead, to update the SADR/DADR in the middle of a transaction, use the corresponding Direct Write Mode for Source Address Buffering (ADICR.SHCT =  $0101_B$ ) or Destination Address Buffering (ADICR.SHCT =  $0110_B$ ), and write the new address to the SHADR register.

# DMA TC.048 DMARAM Internal ECC Error

If the DMA detects an integrity error when loading a TCS from DMARAM,

- The DMA shall
  - set DMA MEMCON.INTERR,
  - trigger an alarm to the SMU,
  - record the DMA channel number in DMA ERRSRx.LEC,
  - set the error status bit DMA ERRSRx.RAMER.
- The DMA shall not execute the DMA transaction.

# Erroneously,

- The DMA will not record the DMA channel number in DMA ERRSRx.
- The DMA will execute the DMA transaction.

### Workaround

None.

# DMA TC.049 Bus Error Reported During LL TCS Load

If a DMA channel is configured for Linked List (LL) operation AND a bus error is reported during the load of a new Transaction Control Set (TCS), the DMA shall set the DMA\_ERRSRx.DLLER status bit (Move Engine x DMA Linked List Error).

Erroneously, the DMA additionally sets the DMA\_ERRSRx.SER status bit (Move Engine x Source Error).

## Workaround

None.



# <u>DMA\_TC.050</u> Clearing CHCSR.FROZEN during Double Buffering

If a DMA channel is configured for one of the following Double Buffering operations:

- 1001<sub>B</sub> Double Source Buffering Automatic Hardware and Software Switch
- 1011<sub>B</sub> Double Destination Buffering Automatic Hardware and Software Switch

AND the active buffer fills/empties before software has cleared the DMA channel CHCSRz.FROZEN bit, the DMA shall overflow/underflow the active buffer.

Erroneously, the DMA will not trigger a Transaction Request Lost (TRL) error.

### Workaround

Software shall clear DMA channel CHCSRz.FROZEN before the active buffer overflows/underflows.

# **DMA TC.051 DMARAM Alarm**

A DMARAM alarm is reported for the following error conditions:

- Internal ECC error:
  - if the DMARAM signals an ECC error, the DMA shall set MEMCON.INTERR and trigger a DMARAM alarm.
- SPB read access:
  - if the DMARAM signals an ECC error, the DMA shall set MEMCON.DATAERR and trigger a DMARAM alarm.
- SPB write access:
  - if the DMARAM signals an ECC error during the read phase of an internal Read Modify Write, the DMA shall set MEMCON.RMWERR and trigger a DMARAM alarm.

Erroneously, the DMA additionally sets the following bits:

- SPB read access:
  - if the DMARAM signals an ECC error, the DMA sets MEMCON.INTERR.
- SPB write access:
  - if the DMARAM signals an ECC error, the DMA sets MEMCON.INTERR.



- ME loads Transaction Control Set:
  - if the DMARAM signals an ECC error, the DMA sets MEMCON.DATAERR.

#### Workaround

None.

## **DMA TC.052** SER and DER During Linked List Operations

Software may configure a DMA channel for one of the DMA linked list operations:

- DMA linked list
  - (DMA channel DMA\_ADICRz.SHCT = 1100<sub>B</sub>),
- Accumulated linked list
  - (DMA channel DMA ADICRz.SHCT = 1101<sub>B</sub>),
- · Safe linked list
  - (DMA channel DMA\_ADICRz.SHCT = 1110<sub>B</sub>),
- Conditional linked list
  - (DMA channel DMA\_ADICRz.SHCT = 1111<sub>B</sub>).

If the DMA is servicing a DMA request for a DMA channel configured for one of the linked list operations and the DMA indicates a Source Error (SER) (i.e. DMA\_ERRSRx.SER =  $\mathbf{1}_B$ ) or a Destination Error (DER) (i.e. DMA\_ERRSRx.DER =  $\mathbf{1}_B$ ), the DMA completes the current DMA transaction. If the DMA channel is configured for conditional linked list, the DMA disables pattern matching for each DMA read move reporting a SER. When the DMA completes the current DMA transaction, the DMA stops servicing the linked list operation and the DMA will not load the next transaction control set to allow debug of the current DMA transaction.

Erroneously, upon a SER or DER, the DMA does not reliably stop the linked list operation (when it should) on completion of the current DMA transaction.

If the Move Engine is configured to enable DMA error interrupt service request for SER (DMA\_EERx.ESER = $1_B$ ) and for DER (DMA\_EERx.EDER = $1_B$ ), the DMA triggers a DMA error interrupt service request.



The application software should include a DMA error handler to resolve all DMA errors including SER and DER.

#### Workaround

None

## DMA TC.053 TS16\_ERR Type of Error Reporting Unreliable

During debugging, the error trigger set (TS16\_ERR) may be used to identify the type of DMA error and the number of the DMA channel. After TS16\_ERR reports an error the error type bits (ME0SE, ME0DE, ME1SE and ME1DE) are not cleared. If TS16\_ERR reports a subsequent error, the type of error reporting is unreliable.

#### Workaround

After TS16 ERR reports an error, the error type bits must be cleared.

## DMA TC.054 DMA Channel Halt Acknowledge Unreliable

Software may halt a DMA channel by writing to the halt request bit (TSRz.HLTREQ =  $1_B$ ). When a DMA channel enters the halt state, the DMA reports DMA channel halt acknowledge (TSRz.HLTACK =  $1_B$ ).

The reporting of DMA channel halt acknowledge is unreliable when software sets the TSRz.HLTREQ bit just as channel z is about to be scheduled to a move engine. In this case, the DMA may report a DMA channel is halted when the DMA channel is active in a move engine.

### Workaround

If the DMA reports a DMA channel is halted, the software should check the DMA channel is not active in a move engine by monitoring the active channel in the move engine status register(s).



## DMA\_TC.055 ICU to DMA Interface in Sleep Mode

The Interrupt Router triggers DMA hardware requests via the ICU interface. If the DMA is in sleep mode, the DMA will not acknowledge DMA hardware requests. The effect is to lock up the ICU to DMA interface.

#### Workaround

The application must disable the triggering of DMA hardware requests before placing the DMA in sleep mode.

## **DMA TC.056** TSR and SUSENR Access Protection Unreliable

The DMA access protection is part of a system wide access protection scheme to restrict write accesses to DMA registers to individual on-chip bus masters.

If the application software configures DMA freedom from interference measures (i.e. when any on-chip bus master write to the DMA is prohibited by a DMA access enable setting), then on-chip bus master writes to the DMA channel TSR and SUSENR registers are unreliable and may result in the following effects:

## 1. Safety Related Effects

 1.1. An illegal write access to a DMA channel TSR register will succeed with no indication.

The safety related effects (in point 1.1) relate to the DMA channel reset, halt and hardware request control functions in the TSR register. The most severe safety effect is that a DMA operation may be lost.

## Workaround (for 1.1):

If the application software implements temporal monitoring of DMA transactions (e.g. using DMA timestamp) to detect lost DMA operations, the application software will detect the effect of the illegal access to DMA channel TSR register.



## 2. Non Safety Related Effects

- 2.1. An illegal write access to a DMA channel SUSENR register may succeed with no indication.
  - Impact of 2.1: The SUSENR register is a debug only register. No impact is foreseen during a normal application.
- 2.2. A legal write access to a DMA channel TSR register may fail with an indication - this means unexpected bus errors may be triggered when accessing TSR registers.
- 2.3. A legal write access to a DMA channel SUSENR register may fail with an indication - this means unexpected bus errors may be triggered when accessing SUSENR registers.
  - Impact of 2.2 & 2.3: Unexpected SPB bus errors and hence CPU traps and SPB error alarms may occur during application run.

## Workaround (for 2.2 & 2.3):

If the system implements DMA freedom from interference measures, then the Impact of 2.2 & 2.3 will occur, and cause unexpected SPB bus errors and hence CPU traps and SPB error alarms when writing to TSR and SUSENR registers.

In order to work around this problem, the application software shall implement all of the following steps:

- W1: Before an intended write access to a DMA channel TSR or SUSENR register, perform an additional preceding write access to a DMA channel Transaction Control Set (TCS) register of the same DMA channel.
  - TCS registers include the DMA channel RDCRC, SDCRC, SADR, DADR, SHADR, ADICR, CHCSR and CHCFGR registers.
- W2: Ensure that this additional preceding write access to a DMA channel TCS register has no real effect. Recommendation: Simply read and write back the RDCRCR register.
- W3: Perform the write access to the DMA channel TSR register.

Ensure that no other on-chip bus master can access any DMA register of a different resource partition between steps W2 and W3 in the workaround above.

## **Example Code Snippet:**

To update TSR register of DMA channel 25 with value:



- Uint32 temp = DMA\_RDCRCR25.U;
- 2. DMA\_RDCRCR25.U = temp;
- 3. DMA\_TSR25.U = value;

## <u>DMA\_TC.058</u> Linked List Load Transaction Control Set (TCS) Integrity Error

If DMA channel z is configured for one of the following linked list operations:

- DMA Linked List
  - (DMA channel ADICRz.SHCT = 1100<sub>B</sub>)
- Accumulated Linked List
  - (DMA channel ADICRz.SHCT = 1101<sub>B</sub>)
- · Safe Linked List
  - (DMA channel ADICRz.SHCT = 1110<sub>B</sub>)
- Conditional Linked List
  - (DMA channel ADICRz.SHCT = 1111<sub>B</sub>)

Then on completion of a DMA transaction a new TCS is loaded into DMA channel z from the on-chip bus.

The DMA ignores data integrity errors in the new TCS:

- The DMA does not trigger an alarm to the SMU.
- The DMA does not store any DMA error status.
- The DMA may execute a corrupted DMA transaction.

Detection of most corrupted DMA transactions is provided by the DMA safety mechanisms as follows:

- Use of the DMA address checksum to detect address generation faults.
- Use of the DMA timestamp<sup>1)</sup> to detect temporal faults.

#### Workaround

None.

Conditional Linked List does not support the appendage of timestamps (ADICRz.STAMP = 0<sub>B</sub>).



## **DMA\_TC.061** DMA Double Buffering Operations

Note: This erratum DMA\_TC.061 (DMA Double Buffering Operations) substitutes the following errata text modules

- DMA\_TC.029 (DMA Double Buffering Overflow),
- DMA\_TC.047 (DMA Double Buffering Buffer Switch), and
- DMA\_TC.057 (Double Buffering Overflow Causes Other Channel Corruption)

included in previous TC2xx errata sheet releases.

Software may configure a DMA channel for one of the DMA double buffering operations:

- DMA Double Source Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT = 1000<sub>B</sub>),
- DMA Double Source Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT = 1010<sub>B</sub>),
- DMA Double Destination Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1011<sub>B</sub>).

If the DMA is servicing a DMA request for a DMA channel configured for one of the double buffering operations AND the software executes a Software Buffer Switch operation (DMA\_CHCSRz.SWB =  $1_B$ ), the DMA will not perform the buffer switch reliably.

The following sections provide recommendations for the implementation of DMA double buffering operations.

## Supported DMA double buffering operations:

As a consequence, the software should configure for a limited number of DMA double buffering operations:

- DMA Double Source Buffering Automatic Hardware Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Automatic Hardware Switch



- (DMA channel DMA\_ADICRz.SHCT = 1011<sub>B</sub>).

## The software must

- NOT perform a Software Buffer Switch (DMA\_CHCSRz.SWB = 0<sub>B</sub>),
- NOT set the frozen bit (DMA\_CHCSRz.FROZEN = 1<sub>B</sub>).

## **DMA channel ETRL configuration:**

The software must set the Enable Transaction Request Lost (ETRL) bit  $(DMA\_ADICRz.ETRL = 1_B)$  to prevent the DMA locking up during a DMA double buffering operation.

## **DMA** channel monitoring:

The software should configure the DMA to trigger a DMA channel interrupt service request when the DMA empties (source buffering) or fills (destination buffering) a buffer on the completion of a DMA transaction. The software must service the DMA channel interrupt service requests. As soon as the software has analysed a buffer, the software must clear the frozen bit (DMA\_CHCSRz.FROZEN =  $0_{\rm B}$ ) and re-initialise the buffer address pointer.

## DMA channel underflow or overflow:

If the software fails to analyse a frozen buffer before the next DMA channel interrupt service request, the DMA channel will underflow (source buffering) or overflow (destination buffering) on receiving the next DMA request. Erroneously, the DMA will not trigger a DMA error interrupt service request.

As soon as the CPU receives a DMA channel interrupt service request, the software must check for an underflow or overflow by monitoring the DMA transaction count. If the software reads a zero transaction count (DMA\_CHCSRz.TCOUNT =  $0_D$ ), the DMA channel is in an underflow or overflow state.

#### DMA channel interference:

Erroneously a DMA channel underflow or overflow may cause the setting of the TRL flag and the clearing of a DMA request in one or more other DMA channels (note: dependent on the scheduling of DMA channels around this DMA

TC29x, ES-BB, BB 79/315 Rel. 1.7, 2019-06-24



request). The DMA channel interference is independent of resource partition assignment.

#### DMA channel reset:

If the software detects a DMA channel underflow or overflow, the software must apply a DMA channel reset to all used DMA channels. On completion of the DMA channel reset, the software must re-configure all used DMA channels.

Alternatively, the software may apply an application reset.

## Workaround

None.

## DMA TC.062 Termination of DMA Transaction for Pattern Match

If a DMA channel is configured for pattern detection and the DMA detects a pattern match, the DMA should terminate the DMA transaction. The DMA should provide the software with the capability to use the DMA channel status to identify the transfer number of the DMA move data.

Erroneously, the DMA may decrement 1 from the TCOUNT value making identification of the DMA move data unreliable.

#### Workaround

None.

## **DMA TC.063** DMA Timestamp Destination Address

If software configures a DMA channel

- for increment of DMA destination address (DMA\_ADICRz.INCD = 1<sub>B</sub>) AND
- to append a DMA timestamp (DMA\_ADICRz.STAMP = 1<sub>B</sub>);

and the intended write address of the DMA timestamp is in a different 32 Kbyte page to the last DMA destination address to write DMA move data, the DMA erroneously calculates the DMA timestamp write address. The DMA writes the



DMA timestamp to an incorrect address inside the same 32 Kbyte page as the last DMA destination address.

#### Workaround

The last DMA destination address and the write address of the DMA timestamp shall exist in the same 32 Kbyte page (i.e. and shall not cross the 32 Kbyte page boundary).

## **DMA TC.064** DMA Daisy Chain Request

If software configures a DMA channel for one of the following DMA operations:

- DMA Pattern Detection
  - (DMA channel DMA\_CHCFGRz.PATSEL[1:0] != 00<sub>B</sub>),
- DMA Double Source Buffering Software Switch Only
  - (DMA channel DMA ADICRz.SHCT = 1000<sub>B</sub>),
- DMA Double Source Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT = 1010<sub>B</sub>),
- DMA Double Destination Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1011<sub>B</sub>),
- · DMA linked list
  - (DMA channel DMA\_ADICRz.SHCT = 1100<sub>B</sub>),
- Accumulated linked list
  - (DMA channel DMA\_ADICRz.SHCT = 1101<sub>B</sub>),
- · Safe linked list
  - (DMA channel DMA ADICRz.SHCT = 1110<sub>B</sub>),
- · Conditional linked list
  - (DMA channel ADICRz.SHCT = 1111<sub>B</sub>),

the software must not select daisy chain (DMA channel CHCFGRz.PRSEL =  $0_B$ ).

TC29x, ES-BB, BB 81/315 Rel. 1.7, 2019-06-24



## **DMA TC.065 DMA Move Concurrent Bus Accesses**

The highest number DMA channel always wins arbitration to shared DMA resources (Move Engine and DMA on-chip bus master interfaces). The configuration of the DMA priority (DMA\_CHCFGRx.DMAPRIO) has no effect on internal DMA arbitration.

The DMA priority is used by the System Peripheral Bus (SPB) controller to arbitrate between requests from all the SPB master interfaces.

#### Workaround

None.

## DMA TC.066 DMA Double Buffering Operations - Update Address Pointer

Software may configure a DMA channel for one of the DMA double buffering operations:

- DMA Double Source Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT =  $1000_B$ ),
- DMA Double Source Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1001<sub>B</sub>),
- DMA Double Destination Buffering Software Switch Only
  - (DMA channel DMA\_ADICRz.SHCT = 1010<sub>B</sub>),
- DMA Double Destination Buffering Automatic Hardware and Software Switch
  - (DMA channel DMA\_ADICRz.SHCT = 1011<sub>B</sub>).

If the software updates a buffer address pointer by BYTE or HALF-WORD writes, the resulting value of the address pointer is corrupted.

#### Workaround

If the software updates a buffer address pointer, the software should only use a 32-bit WORD access.



## <u>DSADC\_TC.004</u> Byte Write Access to CH8RUN, M8RUN, CH9RUN, M9RUN

The following bits in register GLOBRC cannot be written via 8-bit (byte) write access:

- CH8RUN (GLOBRC.8), CH9RUN (GLOBRC.9)
- M8RUN (GLOBRC.24), M9RUN (GLOBRC.25)

However, these bits are written correctly via 16-bit (half-word) or 32-bit (word) write access. No restrictions apply to read access.

### Workaround

Use only 16-bit (half-word) or 32-bit (word) write access to bits CH8RUN, M8RUN, CH9RUN, M9RUN in register GLOBRC.

## **DSADC TC.011** Modulator Coupling Option no longer supported

The modulator coupling feature (two adjacent 3rd-order modulators can optionally be combined to operate as a 4th-order modulator and a 2nd-order modulator) is no longer supported in this device step.

Therefore, only the default setting DICFGx.DSRC =  $0000_B$  must be used.

Note: The DSADC parameter specification of the Data Sheet is achieved with the internal modulators operating in the default 3rd-order configuration  $(DICFGx.DSRC = 0000_R)$ .

The User's Manual will be adapted accordingly.

## <u>DSADC\_TC.012</u> Common Mode Hold Voltage Not Applied During Calibration

The common mode hold voltage  $V_{\text{CMH}}$  can be applied to a pin while this pin is not connected to the standard common mode voltage  $V_{\text{CM}}$ . This is the case while the input pin is not selected by the analog input multiplexer (MODCFGx.INMUX, if available for the respective channel) or while the modulator is switched off.



During calibration the modulator is connected to internal signal sources (MODCFGx.INCFG\*), i.e. not to the pin.

In this case neither  $V_{CM}$  nor  $V_{CMH}$  are connected to the pin.

The voltage provided to passive sensors may, therefore, decrease for a short while (i.e. during the calibration time).

#### Workaround

None.

## **DSADC\_TC.013** Common Mode Voltage Selection

The common mode voltage  $V_{\rm CM}$  depends on the configuration of bit field MODCFGx.CMVS and on the supply voltage range selected by bit GLOBCFG.LOSUP.

The divider factors and resulting values of  $V_{\rm CM}$  for  $V_{\rm AREF}$  = 3.3 V listed in the description of CMVS in register MODCFGx in the DSADC chapter of the User's Manual are incorrect. The corrected description is shown in the following Table 10.

Table 10 Corrected Description of Bit Field CMVS in Register MODCFGx

Field	Bits	Type	Description
CMVS	[25:24]	rw	Common Mode Voltage Selection
			Defines the common mode voltage $V_{\mathrm{CM}}$ for the
			input buffers of a twin-modulator.
			$V_{ m CM}$ depends on CMVS and on the selected supply
			voltage range (GLOBCFG.LOSUP).
			$00_{\rm B}$ $V_{\rm CM}$ = $V_{\rm AREF}$ / 3.0   2.0 (for LOSUP = 0   1)
			$V_{\rm CM}$ = 1.67 V for $V_{\rm AREF}$ = 5.0 V   3.3 V
			$01_{\rm B}$ $V_{\rm CM}$ = $V_{\rm AREF}$ / 2.27   1.5 (for LOSUP = 0   1)
			$V_{\rm CM}$ = 2.21 V for $V_{\rm AREF}$ = 5.0 V   3.3 V
			$10_{\rm B}$ $V_{\rm CM}$ = $V_{\rm AREF}$ / 2.0   1.32 (for LOSUP = 0   1)
			$V_{\mathrm{CM}}$ = 2.5 V for $V_{\mathrm{AREF}}$ = 5.0 V   3.3 V



Table 10 Corrected Description of Bit Field CMVS in Register MODCFGx (cont'd)

Field	Bits	Type	Description
			11 <sub>B</sub> Reserved
			Note: For most applications $V_{\rm CM}$ = $V_{\rm AREF}$ / 2.0 will be the optimum (see Section "Common Mode Voltage" in User's Manual, chapter DSADC)

This means that  $V_{\rm CM}$  =  $V_{\rm AREF}$  / 2.0 is selected by CMVS =  $10_{\rm B}$  when LOSUP =  $0_{\rm B}$ , and by CMVS =  $00_{\rm B}$  when LOSUP =  $1_{\rm B}$ .

Note: The description of bit field VCMHS for the Common Mode **Hold** Voltage Selection in register GLOBVCMH2 in the User's Manual is correct, i.e.  $V_{\rm CMH}$  =  $V_{\rm DDM}$  / 2.0 is selected by VCMHS = 00<sub>B</sub>.

## **DTS TC.001** Temperature Sensor Formula

The formula documented in older Data Sheet versions may result in an increased temperature error when calculating the junction temperature Tj of the device from a DTS temperature measurement.

To properly calculate the temperature measured by the DTS in [°C] from the RESULT bit field of register SCU\_DTSSTAT, it is recommended to use the following formulas depending on the contents of bit field SCU\_DTSCON[30:29]:

- While bit field SCU\_DTSCON[30:29] =  $00_B$ : Tj = (RESULT  $607_D$ ) / 2.13
- While bit field SCU\_DTSCON[30:29] = 01<sub>B</sub>: Tj = (RESULT 646<sub>D</sub>) / 2.11

Bit field SCU\_DTSCON[30:29] can only deliver one of the two values ( $00_B$ ,  $01_B$ ) listed above (constant for a given device).

Make sure the application software does not modify the values installed during device start-up in register SCU\_DTSCON.

Note: The description in the Data Sheet will be updated appropriately.

## EBU\_TC.024 Dynamic Changes of SDRAM clock are not possible

The SDRAM clock SDCLKO is required by SDRAM memories and the frequency of this output is controlled by the BUSRAP.EXTCLOCK field of the region which has BUSRCON.AGEN set to  $8_{\rm D}$ . BUSWAP.EXTCLOCK has no effect for SDRAM.

In this implementation of the EBU, the SDRAM clock (SDCLKO) is output on the same pin as the Burst Flash Clock (BFCLKO). The additional logic required to share the clock pin contains a limitation which prevents dynamic changes of the SDRAM clock frequency.

Attempts for clock frequency changes requested by writing to BUSRAP.EXTCLOCK will have no effect. The SDRAM clock ratio set at boot time will therefore be permanent.

This also applies to shutdowns of the clock requested by SDRAM power saving modes, i.e. the SDRAM clock will always be present at the SDCLKO pin, independent of the setting of bit SDRMCON.SDCMSEL.

## EBU TC.025 Connection of SDRAM Devices not supported

SDRAM devices (corresponding setting BUSRCONx/BUSWCONx.AGEN =  $8_D$ ) cannot be supported by the EBU as timing of the interface signals cannot be guaranteed.

#### Workaround

The use of e.g. PSRAM as an alternative is suggested.

## ETH\_AI.003 Overflow Status bits of Missed Frame and Buffer Overflow counters get cleared without a Read operation

The DMA maintains two counters to track the number of frames missed because of the following:

- · Rx Descriptor not being available
- Rx FIFO overflow during reception



The Missed Frame and Buffer Overflow Counter register indicates the current value of the missed frames and FIFO overflow frame counters. This register also has the Overflow status bits (Bit 16 and Bit 28) which indicate whether the rollover occurred for respective counter. These bits are set when respective counter rolls over. These bits should remain high until this register is read.

However, erroneously, when the counter rollover occurs second time after the status bit is set, the respective status bit is reset to zero.

### **Effects**

The application may incorrectly detect that the rollover did not occur since the last read operation.

#### Workaround

The application should read the Missed Frame and Buffer Overflow Counter register periodically (or after the Overflow or Rollover status bits are set) such that the counter rollover does not occur twice between read operations.

## <u>ETH\_TC.004</u> DMA Access to Reserved/Protected Resources: FPI Error Response not correctly evaluated

The ETH module includes a configurable DMA function to support the ETH Rx/Tx data transfers from/to system memory resources. The ETH DMA function accesses the system memory resources via the on-chip bus system (SPB/SRI). If the ETH DMA is accessing reserved system address ranges or protected resources (e.g. protected via system MPU/ACCEN register), the ETH DMA transactions via the on-chip bus system will be finished on the on-chip bus with an Error Acknowledge.

Depending on the target address, the first transaction with an Error Acknowledge will be captured by the BCU\_FPI (SPB Bus Control Unit) and/or by the XBAR\_SRI. An interrupt can be generated by BCU\_FPI / XBAR\_SRI if the related SRN is enabled, and an Alarm is signalled to the SMU.

However, the ETH DMA will not be stopped by an Error Acknowledge. It will ignore the Error Acknowledge (i.e. bits FBI and EB in register ETH\_STATUS are not set).



In this situation the ETH RX data transferred by the DMA to an invalid internal address will be lost, ETH will go on with invalid TX data.

## FFT TC.001 FFT Access with disabled FFT Module

Note: This problem only applies to Emulation (ED) and ADAS devices.

Contrary to the specification, read and write access to registers and RAM in the FFT module is possible while the module is disabled (bit FFT\_CLC.DISS =  $1_B$ , default after reset).

## FFT TC.002 FFT Kernel Reset Function

Note: This problem only applies to Emulation (ED) and ADAS devices.

The kernel reset function (via bits RST in registers FFT\_KRST0/1) does not properly reset all the FFT engine registers.

## Workaround

Instead of performing a kernel reset on the FFT module, reset the entire device.

## FFT\_TC.003 No Error reported upon Write to FFT Registers in User Mode

Note: This problem only applies to Emulation (ED) and ADAS devices.

FFT registers FFT\_CLC, FFT\_CSR, FFT\_BASEADDRESS, FFT\_ODA, FFT\_OCS, FFT\_KRSTCLR, FFT\_KRST1, FFT\_KRST0 can only be written to in supervisor mode.

However a write to these registers in user mode does not report any error (on the bus or via an SMU alarm).

TC29x, ES-BB, BB 88/315 Rel. 1.7, 2019-06-24



## FLASH TC.044 Repetitive Erase Suspend Requests on Data Flash

Note: This problem **only** affects devices with **microcode version \leq v2.2**, identified by SCU\_CHIPID.[23:17] = SCU\_CHIPID.UCODE  $\leq$  0100010<sub>B</sub>. Devices with microcode version  $\geq$  v2.3 are <u>not</u> affected. These devices are identified by SCU\_CHIPID.[23:17] = SCU\_CHIPID.UCODE  $\geq$  0100011<sub>B</sub>

If a suspend request of a Data Flash erase operation hits a specific time window to of  $\sim 250..1000~\mu s$  (depending on Data Flash size) within a window of  $\sim 250~m s$ , other not addressed Flash cells in the same Data Flash bank can get gradually erased in case the critical window is repeatedly hit > 100 times cumulated over lifetime. For typical use cases only the first 24  $\mu s$  of this window are relevant in which the UCB is selected.

The gradual erase may finally result in data corruption, and in case the UCB as part of DF0 is affected, it will prevent the device from booting.

## **Sources of Erase Suspend Request**

Typical sources to trigger an erase suspend request are:

- TriCore: Erase suspend command issued from TriCore.
   Most common use case: EEPROM emulation (e.g. erase suspend for DF0 write or read requests).
- Reset: all resets are automatically triggering a suspend of running erase processes such that the Flash is put into a non-critical state.
- HSM (for TC29x and TC27x devices with HSM): HSM can automatically trigger erase suspend requests at DF0 when it is writing or erasing within its own block DF1 while DF0 is being erased.
  - Note: HSM reading from its own DF1 is not an issue.

## Safety Aspects of this Problem

- Errors within DF0 are detected by the ECC mechanisms or by integrity checks on application level, e.g. CRC.
- Boot relevant entries of the UCB are additionally protected in order to detect special cases like full erase states, too. In case the errors within the boot relevant entries of the UCB are not correctable by the ECC the device will not boot.



Note: The problem effect was detected during a "suspend stress sweep" test of the erase sequence that systematically hit the critical time window.

The probability of failure for a given application therefore depends on whether and how often the critical time window is hit by the sources generating an erase suspend request.

Note: PFLASH erase suspend requests theoretically could also trigger this problem. However, usually PFLASH is much less frequently reprogrammed in comparison to DFLASH, and it is only suspended to keep e.g. communication to an external programmer device alive. The result of an erase/program will be verified by an external programmer, and any problem would be found during the verify (end-of-line or in garage).

# <u>FlexRay\_Al.087</u> After reception of a valid sync frame followed by a valid non-sync frame in the same static slot the received sync frame may be ignored

## Description:

If in a static slot of an even cycle a valid sync frame followed by a valid non-sync frame is received, and the frame valid detection (prt\_frame\_decoded\_on\_X) of the DEC process occurs one sclk after valid frame detection of FSP process (fsp\_val\_syncfr\_chx), the sync frame is not taken into account by the CSP process (devte xxs reg).

## Scope:

The erratum is limited to the case where more than one valid frame is received in a static slot of an even cycle.

#### Effects:

In the described case the sync frame is not considered by the CSP process. This may lead to a SyncCalcResult of MISSIMG\_TERM (error flag SFS.MRCS set). As a result the POC state may switch to NORMAL\_PASSIVE or HALT or the Startup procedure is aborted.



### Workaround

Avoid static slot configurations long enough to receive two valid frames.

## <u>FlexRay\_Al.088</u> A sequence of received WUS may generate redundant SIR.WUPA/B events

## Description:

If a sequence of wakeup symbols (WUS) is received, all separated by appropriate idle phases, a valid wakeup pattern (WUP) should be detected after every second WUS. The E-Ray detects a valid wakeup pattern after the second WUS and then after each following WUS.

## Scope:

The erratum is limited to the case where the application program frequently resets the appropriate SIR.WUPA/B bits.

## Effects:

In the described case there are more SIR.WUPA/B events seen than expected.

### Workaround

Ignore redundant SIR. WUPA/B events.

## <u>FlexRay\_Al.089</u> Rate correction set to zero in case of SyncCalcResult=MISSING\_TERM

## Description:

In case a node receives too few sync frames for rate correction calculation and signals a SyncCalcResult of MISSING\_TERM, the rate correction value is set to zero instead to the last calculated value.

## Scope:



The erratum is limited to the case of receiving too few sync frames for rate correction calculation (SyncCalcResult=MISSING\_TERM in an odd cycle).

#### Effects:

In the described case a rate correction value of zero is applied in NORMAL\_ACTIVE / NORMAL\_PASSIVE state instead of the last rate correction value calculated in NORMAL\_ACTIVE state. This may lead to a desynchronisation of the node although it may stay in NORMAL\_ACTIVE state (depending on gMaxWithoutClockCorrectionPassive) and decreases the probability to re-enter NORMAL\_ACTIVE state if it has switched to NORMAL\_PASSIVE (pAllowHaltDueToclock=false).

#### Workaround

It is recommended to set gMaxWithoutClockCorrectionPassive to 1. If missing sync frames cause the node to enter NORMAL\_PASSIVE state, use higher level application software to leave this state and to initiate a re-integration into the cluster. HALT state can also be used instead of NORMAL\_PASSIVE state by setting pAllowHaltDueToClock to true.

## FlexRay\_Al.090 Flag SFS.MRCS is set erroneously although at least one valid sync frame pair is received

## Description:

If in an odd cycle 2c+1 after reception of a sync frame in slot n the total number of different sync frames per double cycle has exceeded gSyncNodeMax and the node receives in slot n+1 a sync frame that matches with a sync frame received in the even cycle 2c, the sync frame pair is not taken into account by CSP process. This may cause the flags SFS.MRCS and EIR.CCF to be set erroneously.

## Scope:

The erratum is limited to the case of a faulty cluster configuration where different sets of sync frames are transmitted in even and odd cycles and the total number of different sync frames is greater than gSyncNodeMax.

### Effects:

In the described case the error interrupt flag  ${\tt EIR.CCF}$  is set and the node may enter either the POC state NORMAL PASSIVE or HALT.

#### Workaround

Correct configuration of gSyncNodeMax.

<u>FlexRay Al.091</u> Incorrect rate and/or offset correction value if second Secondary Time Reference Point (STRP) coincides with the action point after detection of a valid frame

## Description:

If a valid sync frame is received before the action point and additionally noise or a second frame leads to a STRP coinciding with the action point, an incorrect deviation value of zero is used for further calculations of rate and/or offset correction values.

## Scope:

The erratum is limited to configurations with an action point offset greater than static frame length.

#### Effects:

In the described case a deviation value of zero is used for further calculations of rate and/or offset correction values. This may lead to an incorrect rate and/or offset correction of the node.

#### Workaround

Configure action point offset smaller than static frame length.



## <u>FlexRay\_Al.092</u> Initial rate correction value of an integrating node is zero if pMicroInitialOffsetA,B = 0x00

## Description:

The initial rate correction value as calculated in figure 8-8 of protocol spec v2.1 is zero if parameter pMicroInitialOffsetA,B was configured to be zero.

## Scope:

The erratum is limited to the case where pMicroInitialOffsetA,B is configured to zero.

#### Effects:

Starting with an initial rate correction value of zero leads to an adjustment of the rate correction earliest 3 cycles later (see figure 7-10 of protocol spec v2.1). In a worst case scenario, if the whole cluster is drifting away too fast, the integrating node would not be able to follow and therefore abort integration.

#### Workaround

Avoid configurations with pMicroInitialOffsetA,B equal to zero. If the related configuration constraint of the protocol specification results in pMicroInitialOffsetA,B equal to zero, configure it to one instead. This will lead to a correct initial rate correction value, it will delay the startup of the node by only one microtick.

## <u>FlexRay\_Al.093</u> Acceptance of startup frames received after reception of more than gSyncNodeMax sync frames

## Description:

If a node receives in an even cycle a startup frame after it has received more than gSyncNodeMax sync frames, this startup frame is added erroneously by process CSP to the number of valid startup frames (zStartupNodes). The faulty number of startup frames is delivered to the process POC. As a consequence this node may integrate erroneously to the running cluster because it assumes that it has received the required number of startup frames.



## Scope:

The erratum is limited to the case of more than gSyncNodeMax sync frames.

### Effects:

In the described case a node may erroneously integrate successfully into a running cluster.

## Workaround

Use frame schedules where all startup frames are placed in the first static slots. gSyncNodeMax should be configured to be greater than or equal to the number of sync frames in the cluster.

## FlexRay Al.094 Sync frame overflow flag EIR.SFO may be set if slot counter is greater than 1024

## Description:

If in the static segment the number of transmitted and received sync frames reaches gSyncNodeMax and the slot counter in the dynamic segment reaches the value cStaticSlotIDMax + gSyncNodeMax = 1023 + gSyncNodeMax, the sync frame overflow flag EIR.SFO is set erroneously.

## Scope:

The erratum is limited to configurations where the number of transmitted and received sync frames equals to gSyncNodeMax and the number of static slots plus the number of dynamic slots is greater or equal than 1023 + gSyncNodeMax.

#### Effects:

In the described case the sync frame overflow flag  ${\tt EIR}$ . SFO is set erroneously. This has no effect to the POC state.



### Workaround

Configure gSyncNodeMax to number of transmitted and received sync frames plus one or avoid configurations where the total of static and dynamic slots is greater than cStaticSlotIDMax.

## FlexRay Al.095 Register RCV displays wrong value

## Description:

If the calculated rate correction value is in the range of [-pClusterDriftDamping .. +pClusterDriftDamping], vRateCorrection of the CSP process is set to zero. In this case register RCV should be updated with this value. Erroneously RCV.RCV[11:0] holds the calculated value in the range [-pClusterDriftDamping .. +pClusterDriftDamping] instead of zero.

## Scope:

The erratum is limited to the case where the calculated rate correction value is in the range of [-pClusterDriftDamping .. +pClusterDriftDamping].

#### Effects:

The displayed rate correction value RCV.RCV[11:0] is in the range of [-pClusterDriftDamping .. +pClusterDriftDamping] instead of zero. The error of the displayed value is limited to the range of [-pClusterDriftDamping .. +pClusterDriftDamping]. For rate correction in the next double cycle always the correct value of zero is used.

## Workaround

A value of RCV.RCV[11:0] in the range of [-pClusterDriftDamping .. +pClusterDriftDamping] has to be interpreted as zero.

## FlexRay\_Al.096 Noise following a dynamic frame that delays idle detection may fail to stop slot

Description:



If (in case of noise) the time between 'potential idle start on X' and 'CHIRP on X' (see Protocol Spec. v2.1, Figure 5-21) is greater than gdDynamicSlotIdlePhase, the E-Ray will not remain for the remainder of the current dynamic segment in the state 'wait for the end of dynamic slot rx'. Instead, the E-Ray continues slot counting. This may enable the node to further transmissions in the current dynamic segment.

## Scope:

The erratum is limited to noise that is seen only locally and that is detected in the time window between the end of a dynamic frame's DTS and idle detection ('CHIRP on X').

#### Effects:

In the described case the faulty node may not stop slot counting and may continue to transmit dynamic frames. This may lead to a frame collision in the current dynamic segment.

#### Workaround

None.

## FlexRay Al.097 Loop back mode operates only at 10 MBit/s

## Description:

The looped back data is falsified at the two lower baud rates of 5 and 2.5 MBit/s.

## Scope:

The erratum is limited to test cases where loop back is used with the baud rate prescaler (PRTC1.BRP[1:0]) configured to 5 or 2.5 MBit/s.

#### Effects:

The loop back self test is only possible at the highest baud rate.



### Workaround

Run loop back tests with 10 MBit/s (PRTC1.BRP[1:0] =  $00_B$ ).

## FlexRay\_Al.099 Erroneous cycle offset during startup after abort of startup or normal operation

## Description:

An abort of startup or normal operation by a READY command near the macotick border may lead to the effect that the state INITIALIZE\_SCHEDULE is one macrotick too short during the first following integration attempt. This leads to an early cycle start in state INTEGRATION\_COLDSTART\_CHECK or INTEGRATION CONSISTENCY CHECK.

As a result the integrating node calculates a cycle offset of one macrotick at the end of the first even/odd cycle pair in the states INTEGRATION\_COLDSTART\_CHECK or INTEGRATION CONSISTENCY CHECK and tries to correct this offset.

If the node is able to correct the offset of one macrotick (pOffsetCorrectionOut >> gdMacrotick), the node enters NORMAL\_ACTIVE with the first startup attempt.

If the node is not able to correct the offset error because pOffsetCorrectionOut is too small (pOffsetCorrectionOut  $\leq$  gdMacrotick), the node enters ABORT\_STARTUP and is ready to try startup again. The next (second) startup attempt is not effected by this erratum.

## Scope:

The erratum is limited to applications where READY command is used to leave STARTUP, NORMAL\_ACTIVE, or NORMAL\_PASSIVE state.

#### Effects:

In the described case the integrating node tries to correct an erroneous cycle offset of one macrotick during startup.



## Workaround

With a configuration of pOffsetCorrectionOut >> gdMacrotick • (1+cClockDeviationMax) the node will be able to correct the offset and therefore also be able to successfully integrate.

## FlexRay Al.100 First WUS following received valid WUP may be ignored

## Description:

When the protocol engine is in state WAKEUP\_LISTEN and receives a valid wakeup pattern (WUP), it transfers into state READY and updates the wakeup status vector CCSV.WSV[2:0] as well as the status interrupt flags SIR.WST and SIR.WUPA/B. If the received wakeup pattern continues, the protocol engine may ignore the first wakeup symbol (WUS) following the state transition and signals the next SIR.WUPA/B at the third instead of the second WUS.

## Scope:

The erratum is limited to the reception of redundant wakeup patterns.

#### Effects:

Delayed setting of status interrupt flags SIR.WUPA/B for redundant wakeup patterns.

#### Workaround

None.

## FlexRay\_AI.101 READY command accepted in READY state

## Description:

The E-Ray module does not ignore a READY command while in READY state.

## Scope:

The erratum is limited to the READY state.



## Effects:

Flag CCSV.CSI is set. Cold starting needs to be enabled by POC command ALLOW\_COLDSTART (SUCC1.CMD =  $1001_B$ ).

#### Workaround

None.

## FlexRay Al.102 Slot Status vPOC!SlotMode is reset immediately when entering HALT state

## Description:

When the protocol engine is in the states NORMAL\_ACTIVE or NORMAL\_PASSIVE, a HALT or FREEZE command issued by the Host resets vPOC!SlotMode immediately to SINGLE slot mode (CCSV.SLM[1:0] =  $00_B$ ). According to the FlexRay protocol specification, the slot mode should not be reset to SINGLE slot mode before the following state transition from HALT to DEFAULT\_CONFIG state.

## Scope:

The erratum is limited to the HALT state.

## Effects:

The slot status vPOC!SlotMode is reset to SINGLE when entering HALT state.

#### Workaround

None.



## <u>FlexRay\_Al.103</u> Received messages not stored in Message RAM when in Loop Back Mode

After a FREEZE or HALT command has been asserted in NORMAL\_ACTIVE state, and if state LOOP\_BACK is then entered by transition from HALT state via DEF\_CONFIG and CONFIG, it may happen that acceptance filtering for received messages is not started, and therefore these messages are not stored in the respective receive buffer in the Message RAM.

## Scope:

The erratum is limited to the case where Loop Back Mode is entered after NORMAL\_ACTIVE state was left by FREEZE or HALT command.

#### Effects:

Received messages are not stored in Message RAM because acceptance filtering is not started.

#### Workaround

Leave HALT state by hardware reset.

## FlexRay Al.104 Missing startup frame in cycle 0 at coldstart after FREEZE or READY command

When the E-Ray is restarted as leading coldstarter after it has been stopped by FREEZE or READY command, it may happen, depending on the internal state of the module, that the E-Ray does not transmit its startup frame in cycle 0. Only E-Ray configurations with startup frames configured for slots 1 to 7 are affected by this behaviour.

## Scope:

The erratum is limited to the case when a coldstart is initialized after the E-Ray has been stopped by FREEZE or READY command. Coldstart after hardware reset is not affected.

## Effects:

During coldstart it may happen that no startup frame is sent in cycle 0 after entering COLDSTART\_COLLISION\_RESOLUTION state from COLDSTART\_LISTEN state.



## Severity:

Low, as the next coldstart attempt is no longer affected. Coldstart sequence is lengthened but coldstart of FlexRay system is not prohibited by this behaviour.

#### Workaround

Use a static slot greater or equal 8 for the startup / sync message.

## FlexRay Al.105 RAM select signals of IBF1/IBF2 and OBF1/OBF2 in RAM test mode

When accessing Input Buffer RAM 1,2 (IBF1,2) or Output Buffer RAM 1,2 (OBF1,2) in RAM test mode, the following behaviour can be observed when entering RAM test mode after hardware reset.

- Read or write access to IBF2:
  - In this case also IBF1 RAM select eray\_ibf1\_cen is activated initiating a read access of the addressed IBF1 RAM word. The data read from IBF1 is evaluated by the respective parity checker.
- Read or write access to OBF1:
  - In this case also OBF2 RAM select eray\_obf2\_cen is activated initiating a read access of the addressed OBF2 RAM word. The data read from OBF2 is evaluated by the respective parity checker.

If the parity logic of the erroneously selected IBF1 resp. OBF2 detects a parity error, bit MHDS.PIBF resp. MHDS.POBF in the E-Ray Message Handler Status register is set although the addressed IBF2 resp. OBF1 had not error. The logic for setting MHDS.PIBF / MHDS.POBF does not distinguish between set conditions from IBF1 or IBF2 resp. OBF1 or OBF2.

Due to the IBF / OBF swap mechanism as described in section 5.11.2 in the E-Ray Specification, the inverted behaviour with respect to IBF1,2 and OBF1,2 can be observed depending on the IBF / OBF access history.

## Scope:

The erratum is limited to the case when IBF1,2 or OBF1,2 are accessed in RAM test mode. The problem does not occur when the E-Ray is in normal operation mode.



### Effects:

When reading or writing IBF1,2 / OBF1,2 in RAM test mode, it may happen, that the parity logic of IBF1,2 / OBF1,2 signals a parity error.

## Severity:

Low, workaround available.

#### Workaround

For RAM testing after hardware reset, the Input / Output Buffer RAMs have to be first written and then read in the following order: IBF1 before IBF2 and OBF2 before OBF1

## <u>FlexRay Al.106</u> Data transfer overrun for message transfers Message RAM to Output Buffer (OBF) or from Input Buffer (IBF) to Message RAM

The problem occurs under the following conditions:

- 1) A received message is transferred from the Transient Buffer RAM (TBF) to the message buffer that has its data pointer pointing to the first word of the Message RAM's Data Partition located directly after the last header word of the Header Partition of the Last Configured Buffer as defined by **MRC.LCB**.
- 2) The Host triggers a transfer from / to the Last Configured Buffer in the Message RAM with a specific time relation to the start of the TBF transfer described under 1).

Under these conditions the following transfers triggered by the Host may be affected:

a) Message buffer transfer from Message RAM to OBF

When the message buffer has its payload configured to maximum length (**PLC** = 127), the OBF word on address 00h (payload data bytes 0 to 3) is overwritten with unexpected data at the end of the transfer.






Figure 2 Message buffer transfer from Message RAM to OBF

b) Message buffer transfer from IBF to Message RAM

After the Data Section of the selected message buffer in the Message RAM has been written, one additional write access overwrites the following word in the Message RAM which might be the first word of the next Data Section.




Figure 3 Message buffer transfer from IBF to Message RAM

TC29x, ES-BB, BB 104/315 Rel. 1.7, 2019-06-24



## Scope:

The erratum is limited to the case when (see Figure 4 "Bad Case"):

1) The first Data Section in the Data Partition is assigned to a receive buffer (incl. FIFO buffers)

#### AND

2) The Data Partition in the Message RAM starts directly after the Header Partition (no unused Message RAM word in between)

## Effects:

- a) When a message is transferred from the Last Configured Buffer in the Message RAM to the OBF and **PLC** = 127 it may happen, that at the end of the transfer the OBF word on address 00h (payload data bytes 0 to 3) is overwritten with unexpected data (see **Figure 2**).
- b) When a message is transferred from IBF to the Last Configured Buffer in the Message RAM, it may happen, that at the end of the transfer of the Data Section one additional write access overwrites the following word, which may be the first word of another message's Data Section in the Message RAM (see Figure 3).

## Severity:

Medium, workaround available, check of configuration necessary.

#### Workaround

1) Leave at least one unused word in the Message RAM between Header Section and Data Section.

#### OR

2) Ensure that the Data Section directly following the Header Partition is assigned to a transmit buffer.






Figure 4 Message RAM Configurations

## <u>GTM\_AI.139</u> ATOM SOMC mode: forced update does not activate comparison

Under following configuration:

- ATOM SOMC mode,
- ARU EN=1,
- no comparison active (bit DV in register ATOM[i]\_CH[x]\_STAT = 0)

If in this case a late update is tried by first setting WR\_REQ (see register ATOM[i]\_CH[x]\_CTRL), then updating SRx register and maybe ACB control bits in register ATOM[i]\_CH[x]\_CTRL and finally updating the CMx register via a forced update, the register CMx are updated correctly but no new comparison is activated.

The ACBO bits are erroneously not cleared.

The ARU read request is canceled because of WR\_REQ=1.

## Scope

ATOM SOMC mode.

TC29x, ES-BB, BB 106/315 Rel. 1.7, 2019-06-24



## **Effects**

In the described case, the ARU read request is canceled but no new comparison with new CMx register values is activated.

The system may stick in waiting for late update event to happen.

The ACBO bits are erroneously not cleared.

## Workaround

After the forced update write additionally by CPU the new desired value of CM0 or CM1 to corresponding work register CM0 or CM1 to activate comparison and to reset ACBO bits.

# <u>GTM\_AI.140</u> ATOM SOMC mode: a write access to ATOM\_CH\_CTRL sets WRF if CCU0 compare match already occurred but CCU1 compare match open

Under following configuration:

- ATOM SOMC mode,
- ARU\_EN=1

For compare strategy 'serve last', if after CCU0 compare match and before CCCU1 compare match a write access to register ATOM\_CH\_CTRL is done, WRF bit is set independent of written bit WR REQ.

## Scope

ATOM SOMC mode.

#### **Effects**

In the described case the WRF flag may be set erroneously.

## Workaround

If ATOM[i]\_CH[x]\_CTRL is written without the intention to set WR\_REQ while there may be a comparison active on this channel x, reset afterwards erroneously set WRF flag by writing a '1' to WRF bit of register ATOM[i]\_CH[x]\_STAT.



<u>GTM\_AI.141</u> TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi\_SEL,GPRi\_SEL= 100 in TIM channel mode TIEM, TP-WM, TIPM, TPIM, TGPS

In case of a TIM channel capture event issued by a rising edge at TIM[i]\_CH[x]\_FOUT the capturing of the TIM[i]\_CH[x]\_ECNT register to the TIM[i]\_CH[x]\_GPRi register is incorrect. The captured value will be ECNT\_REG+2; bit 0 (signal level) will be 0. The correct operation would be to capture ECNT\_REG+1; bit 1 (signal level) would be 1.

## Scope

TIM.

## **Effects**

- a) Inconsistency of ARU signal level bit and bit[0] of ARU word which shows the captured ECNT.
- b) Reading of TIM[i]\_CH[x]\_GPRi shows inconsistency when comparing bits [31:24] to [7:0].At the point in time of capture event the bits [31:24] contain the correct value and are subject to be changed with new incoming edge.

#### Workaround

- a) When using captured data via ARU routing the correct data can be reconstructed by:
- IF ARU\_SIGNAL\_LEVEL ==1 AND ARU\_DATA[0] == 0 THEN ARU\_DATA = ARU\_DATA -1;
- b) When reading TIM[i]\_CH[x]\_GPRi by configuration interface the data can be corrected as long as there is no GPR overflow and no new edge by:
- IF  $TIM[i]\_CH[x]\_GPRi[24] == 1$  AND  $TIM[i]\_CH[x]\_GPRi[0] == 0$  THEN  $TIM[i]\_CH[x]\_GPRi[23:0] = TIM[i]\_CH[x]\_GPRi[23:0] -1$



# GTM\_AI.142 TIM: Incorrect data captured to GPR registers and routed via ARU when EGPRi\_SEL,GPRi\_SEL= 100 in TIM channel mode TBCM

In case of a TIM channel capture event issued by an input pattern match to condition TIM[i]\_CH[x]\_CNTS the capturing of the TIM[i]\_CH[x]\_ECNT register to the TIM[i]\_CH[x]\_GPRi register can be incorrect. Starting at t=0 with counter value ECNT\_REG(t=0), the captured values of two consecutive edges can be ECNT\_REG(t=0)+2 followed by ECNT\_REG(t=0)+2 instead of ECNT\_REG(t=0)+1 followed by ECNT\_REG(t=0)+2.

#### Scope

TIM.

#### **Effects**

- a) In 2 following ARU transfers the ARU word which shows the captured ECNT do not increment by 1.
- b) Reading of TIM[i]\_CH[x]\_GPRi shows inconsistency between [31:24] and [7:0]

#### Workaround

- a) Ignore captured data via ARU and build with MCS independent counter which increments on each ARU transfer.
- b) When reading TIM[i]\_CH[x]\_GPRi by configuration interface use only TIM[i]\_CH[x]\_GPRi[31:24] as EDGE counter; don't use TIM[i]\_CH[x]\_GPRi[23:0].

# <u>GTM\_AI.143</u> GTM\_TOP level: AEI pipelined write to GTM\_BRIDGE\_MODE register directly after setting aei\_reset='0' can result in blocking of AEI configuration interface

If the GTM bus bridge is reset with aei\_reset= '0' and the next AEI transfer is a write command to GTM\_BRIDGE\_MODE register the AEI configuration interface can be blocked.



# Scope

AEI pipelined protocol.

#### **Effects**

GTM Bus interface does not issue aei\_ready which could lead to bus timeout of the serving bus master.

#### Workaround

Ensure that after setting aei\_reset to inactive state the next command must be a read to any other register except GTM\_BRIDGE\_MODE. Issue desired write to GTM\_BRIDGE\_MODE register afterwards.

# GTM\_AI.146 ATOM SOMC mode: compare match does not clear WR\_REQ

If an ATOM channel is operating in SOMC mode, ARU is enabled and, initiated by setting WR\_REQ=1, a late update of CM0/CM1 register and/or compare strategy (i.e. ACB[4..0]) was successfully done, then, after final compare match the WR REQ bit should be reset.

This is erroneously not done.

# Scope

ATOM SOMC mode.

#### **Effects**

In the described case the bit WR\_REQ is not reset. As a result no new ARU read request is set up after final compare match.

#### Workaround

Reset WR\_REQ by software after late update (after forced update).



### GTM Al.150 TIM: Valid edge after Timeout

Assume that a TIM timeout event triggers an ARU write request with timeout information ACB2=1 and ACB1=0. If this request is acknowledged by the ARU while a new valid edge occurs, the valid edge is neither signalized by setting the bits ACB2=1 and ACB1=1 within the acknowledged transfer nor by setting up a new subsequent ARU write request for the new valid edge with ACB2=0 and ACB1=0.

### Scope

TIM timeout detection in combination with ARU transfers.

#### **Effects**

If a valid edge occurs after a timeout event, the valid edge is not signalized reliably via the ACB bits over the ARU.

#### Workaround

The workaround for this issue requires an additional plausibility check within the MCS or CPU via FIFO:

- 1. Always store the received data ARUDATA(47:0)n and ACB0n in temporary variables.
- 2. If an ARU transfer with ACB2n+1=1 and ACB1n+1=0 is received also check the following:

If ACB0n+1 ≠ ACB0n OR ARUDATA(47:0)n+1 ≠ ARUDATA(47:0)n then a timeout with subsequent valid edge has occurred, which means ACB1 must be corrected to 1.



# <u>GTM\_AI.152</u> DPLL: THVAL value not immediately available at inactive trigger slope

According to the specification chapter x.16.8.6<sup>1)</sup> it is specified that "for each invalid trigger slope....store this value to THVAL". The value THVAL is calculated correctly but this value is stored into the THVAL memory location with every new active edge of the trigger signal.

# Scope

DPLL storage of value THVAL into memory.

#### **Effects**

The value THVAL is not available in the memory at the specified point in time.

#### Workaround

If the THVAL value is needed immediately with the inactive trigger edge it is necessary to calculate the THVAL value by an TIM\_CHO/1 to obtain the active and inactive slopes in input event mode. With this timestamps the CPU is able to calculate the time span within the CPU.

# GTM\_AI.153 TIM: Incorrect data captured to CNTS register when TIM channel operates in mode TPWM or TPIM and CNTS\_SEL = 1 and selected CMU\_CLK ≠ sys\_clk

In case of CNTS\_SEL = 1 and TIM\_MODE = TPWM or TPIM in the CNTS\_REG register the value of TBU\_TS0 shall be captured. This does not happen when the selected CMU\_CLK  $\neq$  sys\_clk.

# Scope

TIM.

Section "Scheduling of the Calculation", Table "State description of the State Machine"



#### **Effects**

Unexpected values in CNTS\_REG.

#### Workaround

Setup the TIM channel to operate on a CMU\_CLK (Divider =1) which is identical to sys\_clk. Please notice that the measurement with TIM\_CNT has resolution of sys\_clk.

# <u>GTM\_AI.154</u> TOM: Incorrect duty cycle in PCM mode (bit reversed mode)

The generated duty cycle on the TOM output in PCM mode is always one smaller than the configured value in the CM1 register. So if the value 1 is configured, a duty cycle of 0% will be generated. Configuring the max value (0xFFFF) in the CM1 register results in a duty cycle of max-1. Expected is 100% duty cycle in this case. A zero in CM1 register results in 100% duty cycle.

### Scope

TOM.

#### **Effects**

Unexpected duty cycle in PCM mode.

#### Workaround

Configure always the value for the expected duty cycle in the CM1 register with expected duty cycle + 1.

To get 0% duty cycle, value 1 has to be configured. To get 100% duty cycle, 0 has to be configured to CM1 register while CM0 is always configured with max. value of 0xFFFF. Configuring CM0=0x1000 and CM1=0xFFFF will also get a duty cycle of 100%.



# GTM\_AI.158 DPLL: Reset of pcm1/pcm2 bits in relation to an interrupt

The PCM1/2 bits are reset after the correction values MPVAL1/2 are used to calculate the number of sub\_incs for the next increment and to calculate the add\_in values. See specification chapter x.16.8.6<sup>1)</sup> (States 5, 25). The problem is that the PCM1 bit is transferred with an active edge into the dedicated shadow registers, but cleared some time later. If the PCM1/2 bits are written by the CPU in between the point of time of the transfer to the shadow register and the point of time were the PCM1/2 bits are cleared, the bits are cleared and never used. This is not what one should expect from a properly defined user interface and to prevent additional expenditure to calculate the correct point of time for writing the PCM1/2 bits.

From application point of view the desired behavior is that the PCM1/2 bits are cleared when transferred to their shadow registers (not in state 5, 25). The proposed workaround would fit to this described modification.

### Scope

DPLL.

#### **Effects**

When the PCM1/2 bits are written in the critical timeframe the bits are cleared before they are used.

#### Workaround

The point of time when the PCM1/2 bits are written by the CPU must be around 750 system clocks after the TASI interrupt. This time could be derived by a GTM resource like an ATOM channel.

TC29x, ES-BB, BB 114/315 Rel. 1.7, 2019-06-24

Section "Scheduling of the Calculation", table "State description of the State Machine"



# <u>GTM\_AI.161</u> DPLL MTI/TORI-IRQ's are not activated when low\_res='1' and ts0\_hrt='1'; MSI/SORI-IRQ's are not activated when low\_res='1' and ts0 hrs='1'

The DPLL Interrupts MTI/TORI are not raised when the DPLL is configured with low\_res='1' and ts0\_hrt='1' when the upper three bits of the tbu\_ts0 are not equal to "000".

The DPLL Interrupts MSI/SORI are not raised when the DPLL is configured with low\_res='1' and ts0\_hrs='1' when the upper three bits of the tbu\_ts0 are not equal to "000".

### Scope

DPLL in mode low\_res='1' and tso\_hrt='1' ts0\_hrs='1'.

#### **Effects**

When this effect is activated by the configuration and when the upper tbu\_ts0 bits are not equal to "000" the interrupts MTI/TORI or MSI/SORI are not activated. A consequence of this is that the lock1/2 bits and the mti/msi flags in the DPLL\_STATUS register are not operating correctly.

#### Workaround

Don't use the configuration low res='1' and ts0 hrt='1'.

The signals are working correctly for the configurations low\_res='0' and low res='1' and ts0 hrt/s='0'.

# <u>GTM\_Al.162</u> DPLL: Input signal (active edge) which is rejected by PVT-check occurring at a gap in the profile causes that the MTI\_IRQ is not activated within this gap

The DPLL interrupt MTI\_IRQ is not activated when during a gap in the profile an active input signal edge is rejected by the PVT check. In this case the internal check for the MTI-IRQ is done when the invalid active event is coming so that the check for the first and valid active event is not done for this gap.



## Scope

DPLL

#### **Effects**

For the gap where the described situation occurs the mti interrupt is not activated. In this moment the lock1/2 signals are unaffected. The possible problem is that in case of monitoring the DPLL synchronization e.g. with the use of the MTI\_IRQ in a gap such monitoring may report a synchronization problem which is not real.

#### Workaround

The activated PVT check is reported by the activation of the PWI interrupt. This interrupt can be used to check if a gap condition in the profile has occurred. This information can be used to correct the wrong information out of the DPLL.

### GTM Al.163 TIM: timeout signaled when TDU unit is reenabled

In the following situation an undesired timeout event is signaled:

After stopping the TDU the TO\_CNT bitfield will have an arbitrary value TO\_CNT0 <= TOV0 bitfield. Assume TOV will be reconfigured to value TOV1 with TOV1 <= TO\_CNT0. If the TDU will be enabled again by writing to TOCTRL a value !=0 and at the same time the TCS selected CMU\_CLK has an active edge an unintended timeout is signaled. This results due to the fact that for one clock cycle TO\_CNT0 >= TOV1.

# Scope

TIM.

#### **Effects**

Unexpected timeout event when TIM TDU is enabled.



#### Workaround

If TDU unit has to be reenabled with a TOV value TOV1 which is less than the previous one in use TOV0 (2 alternatives are available):

- a) Wait with disabling TDU until condition TOV1 > TO\_CNT is fulfilled. Configure TOV with TOV1 reenable TDU Unit.
- b) Disable TDU; if TOV1  $\leq$  TO\_CNT write TOV with FF<sub>H</sub>; enable TDU unit; reconfigure TOV to desired value TOV1.

# <u>GTM\_AI.164</u> TIM: capturing of data into TIM[i]\_CH[x]\_CNTS with setting CNTS\_SEL=1 not functional in TPWM and TPIM mode

If CNTS\_SEL=1 is selected and a new input edge is signaled by the TIM Filter unit while the selected CMU\_CLK has no rising edge the register TIM[i]\_CH[x]\_CNTS will capture data TIM[i]\_CH[x]\_CNT instead of TBU\_TS0.

### Scope

TIM.

#### **Effects**

Captured data in TIM[i]\_CH[x]\_CNTS is not as expected.

#### Workaround

- a) Select with CLK\_SEL a CMU\_CLK which is identical to sys\_clk (clock divider=1 applied in CMU channel and for global fractional divider).
- b) Use TIEM mode to capture TBU\_TS0 for rising and falling input edges.
- c) PWM mode: Use CNTS\_SEL=0 with CMU\_CLK source selected as in use for TBU\_TS0 counting. Capture with EGPR0\_SEL=0, GPR0\_SEL=0 in GPR0\_REG TBU\_TS0 and with EGPR1\_SEL=0, GPR1\_SEL= 3 in GPR1\_REG CNT. Calculate the desired timestamp with GPR0\_REG -GPR1\_REG + CNTS\_REG.

<u>GTM\_AI.166</u> DPLL: The Content of registers DPLL\_apt\_sync.APT\_2b\_ext and DPLL\_aps\_sync.APS\_1c2\_ext is added independently of the state of



# DPLL\_apt\_sync.APT\_2b\_status or DPLL\_aps\_sync.APS\_1c2\_status to the pointers apt\_2b/aps\_1c2

If during synchronization the registers DPLL apt sync.APT 2b ext and DPLL aps sync.APS 1c2 ext are loaded with non zero values they are added to the pointers apt 2b/aps 1c2 independently from the status of the control bits DPLL apt sync.APT 2b status DPLL aps sync.APS 1c2 status. or this should Correctly happen onlv when the control DPLL apt sync.APT 2b status or DPLL aps sync.APS 1c2 status are set to "1".

#### Scope

DPLL.

#### **Effects**

Wrong status of pointers apt\_2b or aps\_1c2 after synchronization has been executed.

#### Workaround

If the pointers apt\_2b/aps\_1c2 should remain unchanged after synchronization the registers DPLL\_apt\_sync.APT\_2b\_ext and DPLL\_aps\_sync.APS\_1c2\_ext must be set to zero before synchronization is performed.

# GTM\_AI.167 ATOM SOMP mode: for RST\_CCU0=1 and ARU\_EN=1, if CN0 reaches CM0 an update of the register SRx is requested

For the configuration ATOM SOMP mode, ARU\_EN=1, RST\_CCU0=1 an update of SR0/SR1 register via ARU is requested erroneously any time CN0 reaches CM0.

Because of RST\_CCU0=1, if CN0 reaches CM0, CN0 is not reset but counting until it is reset be the trigger of a preceding channel. Therefore, it may not be the end of a period if CN0 reaches CM0.



The expected point in time for a new ARU read request to update the shadow register SR0/SR1 would be the trigger to reset CN0 which triggers also the update of CM0/CM1 with the value of SR0/SR1.

# Scope

ATOM SOMP mode.

#### **Effects**

For the described configuration, the ATOM channel requests and updates the SR0/SR1 register not only after the update of CM0/CM1.

Depending on time between CM0 of this channel and the value of CN0 in case of reset by the trigger, the SR0/SR1 register may be updated two times between two triggers to reset CN0.

#### Workaround

- If new data via ARU is provided by FIFO, avoid for ATOM SOMP mode the combination of configuration ARU\_EN=1 and RST\_CCU0=1
- 2. If new data is provided by MCS, ensure by MCS that only one time per period new data for SR0/SR1 register can be read. This can be reached by starting the 'master period' which triggers the reset of CN0 on a time base value and provide to the MCS the start value and the period. Then, the MCS can calculate a time for providing new ARU data.

# GTM\_AI.168 DPLL: CPU read / write accesses to RAM2 in competition to DPLL accesses to RAM2 may lead to wrong SYN\_T data read by DPLL

If at a dedicated point in time during sub increment calculation the DPLL TRIGGER processing unit reads a profile value out of RAM2 and in competition a second read/write operation is scheduled on the RAM2 via CPU/DMA interface, there is a dedicated state and signal constellation that leads to the effect that the RAM2 output data belonging to the CPU/DMA access is used as read data for the internal TRIGGER processing unit. This can lead to a wrong internal syn\_t, syn\_t\_old value leading to a de-synchronization of the DPLL.



## Scope

DPLL.

#### **Effects**

DPLL TRIGGER processing unit reads out from RAM2 wrong syn\_t, syn\_t\_old data. As a result sub increment calculations of the DPLL are wrong.

This leads to loss of synchronization.

#### Workaround

The application SW has to avoid any access (CPU or DMA) to DPLL RAM2 in the time window starting with the active TRIGGER edge and ending with the TASI interrupt.

#### Workaround 1

Synchronization of CPU/DMA accesses to phases where DPLL is not accessing RAM2.

This can be reached by synchronizing DPLL RAM2 accesses to TRIGGER signal using the TASI interrupt and checking continuously if the RAM2 access is finished before next active TRIGGER edge.

As an alternative for TASI interrupt one can start with the TIM0\_CH0 active edge interrupt an ATOM pulse (SOMP mode, one shot mode) of the length 200 SYS\_CLK periods. With the CCU1 interrupt of the ATOM channel the critical phase of DPLL internal RAM2 accesses is finished and now the CPU/DMA can access DPLL RAM2.

#### Workaround 2

Asynchronous CPU/DMA accesses to phases where DPLL is not accessing RAM2.

This can be achieved by using MCS to calculate and set flags that indicate the uncritical phase of DPLL RAM2 accesses.



# <u>GTM\_AI.169</u> DPLL: no TORI/SORI interrupt in case low\_res = 1 AND ts0\_hrt/s = 0

If the described configuration is chosen there is no TORI/SORI interrupt raised at all.

### Scope

DPI I

#### **Effects**

The TORI/SORI interrupt is not coming in that configuration.

#### Workaround

For the configuration low\_res=1 and ts0\_hrt/s = 0 use TOM or ATOM to generate an interrupt on time out of TRIGGER/STATE:

With every TRIGGER/STATE edge adapt (A)TOM period to current speed and reset CN0. If CN0 is not reset by next TRIGGER/STATE event, (A)TOM raises an edge interrupt at the end of the period.

# <u>GTM\_AI.170</u> DPLL: Action calculation: requested action not always calculated immediately

If the action calculation by DPLL was interrupted due to a new input event it may happen that with the next TRIGGER/STATE input event, after sub increment calculation is finished, the action calculation starts again at the same internal action number which has been interrupted before. If in between new action data arrives where the action number is above the currently calculated action this new action data is only calculated after the next input event. The reason for that behavior is that if action calculation was interrupted the action calculation starts with the internal action address which was stored at the end of the event cycle before. New PMT data for action with higher action number are not recognized. The action calculation stops if the action number zero is reached.



Generally: The calculation of sub increments and PMT cannot be done in parallel due to resource sharing. This leads to the behavior that PMT calculation is interrupted if a new input event (TRIGGER/STATE) occurs.

When DPLL is doing the action calculations the DPLL has exclusive access rights to RAM1a which contains the PMT request values. Then the DPLL cannot accept new PMT requests via ARU.

## Scope

DPLL.

#### **Effects**

Requested actions are not calculated regularly with every tooth (as long as they are not in the past).

#### Workaround

Request actions which are not "past" so far with every new tooth. The synchronization of the MCS task to TIM input event can be done by routing the TIM edge capture event value via ARU to MCS.

Then, if new PMT data is arriving after the action number has reached the value zero, the action is calculated immediately starting with the highest action number again.

As a workaround one can request the action calculation tooth by tooth until action runs into past. An additionally PMT request can be placed earlier after new input event (TRIGGER/STATE) while DPLL is doing sub increment calculations because then RAM1a can be handled exclusively for updating PMT requests via ARU.

Generally it is recommended to sent PMT requests at least 3 teeth before action has to be executed. This ensures that even under presence of the erratum the MCS, ATOM are getting calculated action results at least from a calculation of the action in an input event cycle before.



# <u>GTM\_AI.172</u> TIM: overflow bit in TIM ARU data not set; signal level bit in ARU data has opposite value

Relevant mode TIEM with ISL=1 and ARU\_EN=1.

In case of 2 input signal changes with distance smaller than ARU routing time the overflow Bit ACB1 might not be set.

The erroneous behavior occurs, if an edge (first\_level) starts an ARU transfer and one system clock before the ARU request is serviced the input signal changes (! first\_level). In this case the overflow bit ACB1 is not set (keeps ACB1=0), and the signal level bit ACB0 will be incorrect ACB0= first\_level.

Note that the irq\_notify(3) bit (gpr\_overflow) is set correctly.

### Scope

TIM.

#### **Effects**

The overflow information in the ARU ACB1 bit is not set, ARU ACB0 signal level incorrect.

#### Workaround A

Ensure with TIM filter that input signal changes smaller than ARU Routing Time will be removed. Configure FLT\_FE/FLT\_RE with filter delay which is greater than ARU Routing time.

#### Workaround B

Select ECNT or CNT to be transferred in ARU\_DATA. Next is shown a pseudo code which can be used as a workaround:

```
Last_CNT = -1

For each ARU_DATA

If ARU_DATA(ACB1) ==0

If Last_CNT != -1

If Last_CNT+1 != ARU_DATA(CNT)

Message(Hit on ERRATA: Detected overflow condition)
```



ARU\_DATA(ACB1) = 1

ARU\_DATA(ACB0) = not ARU\_DATA(ACB0)

else

Message(No signal level present yet, cannot apply workaround)

Last CNT = ARU DATA(CNT)

#### GTM AI.173 DPLL: new PMT data not received

The root cause of the problem in a dedicated constellation of time is an action calculation with the result "past" although a pending data transfer to the DPLL via ARU with new input data on the same PMT channel cannot be executed. So the data transfer of the new action data starts after the action calculation so that first the action is finished e.g. with the result past before the new input data can be used.

When the DPLL receives PMT requests after a new input slope, only that requests can be considered, which are transferred during a simple ARU routing cycle. The DPLL blocks new PMT requests when there is a time of about 200 ns since the last PMT request is passed. New PMT requests are only accepted after the calculation of the pending action calculations are performed. This calculation starts in step 13 (33) of the state machine, about 10  $\mu$ s after the input event and ends depending on the number x of actions to be calculated x\*3.7  $\mu$ s later. After this time a single new PMT request is accepted, but there is no possibility to stop an action calculation with an update of data. The "old" value is always calculated.

# Scope

DPLL.

#### **Effects**

PMT result calculated on "older" PMT input data because a pending data transfer with newer input data to the DPLL cannot be executed.



#### Workaround

When the calculated action is transmitted to the MCS check, if there is a ARU transfer with new data of this action was blocked by the ARU, because the DPLL was not ready to receive new data within these increment. Also in the case the ARU transfer was just performed, the corresponding action contains only the "old" PMT requirements. Ignore this action value and wait for the new value which appears about 3.7 µs after the PMT requirement update was transmitted.

New action values relating to new PMT requests are considered in the states 18 to 20 (38 to 40) of the state machine. Typically one PMTR update is transmitted and then corresponding action is calculated until a new PMTR is accepted (when not transmitted in a block with directly succeeding ARU transmissions).

# GTM AI.174 DPLL: PMT result not sent to ARU

The root cause for the problem is that before reaching a dedicated state of the DPLL there is a gap in time in which the DPLL.act\_n(i) bit of an action is reset before the act\_n\_shd\_reg signal (shadow register) is set to "1" which starts the transfer of the output data via ARU. If in this gap a new input event is arriving the act\_n(i) and the internal state controller changes to the processing of this new input event the signal act\_n\_shd(i) is not set and so there is no request for transmitting the output data to the ARU placed. This leads to the situation in which an action calculation is finished without transferring the data via the ARU. PMT calculations were the result is not "PAST" are not affected by this issue. The time frame in which a incoming input signal is causing the misbehavior is about 25 system clock cycles.

# Scope

DPLL.

#### **Effects**

The results of a PMT calculation are not transferred to their target. This can only happen if the result of the PMT is "PAST".



#### Workaround

In general a workaround has to take into account that a message ending in "past" is going to have the issue when during action calculation at a dedicated point of time a new input event occurs.

For the MCS program it is therefore necessary that the MCS program is reading the PMT data from DPLL via non blocking ARU reads to prevent that the MCS program is blocked. Additionally, the MCS program should make inside the loop that is doing the non-blocking ARU reads a plausibility check if the requested action is 'out of time' or 'out of angle'.

The MCS can read at any time from TBU the time base tbu\_ts0 and the angle from tbu\_ts1/tbu\_ts2. This information should be used to determine if there is a requested action pending or out of date. If the MCS program did not get back a result in the expected time window, it could either request the old value again or, if the requested event is in the past, request a new value.

Additionally the TIM0 interrupt could be routed to the MCS to check if an active edge occurred. In this case all actions which delivered a result so far must not be checked again independently if their result was "PAST" or not.

If the PMT is used such that the PMT result is transferred directly from the DPLL to the ATOM, there should be a default assignment to the ATOM which is not in PAST to make sure that, even if the DPLL fails to sent the PMT result to the ATOM, the ATOM is not missing an event completely.

# GTM Al.178 MCS: Evaluation of CAT bit after blocking ARU instruction

The specification for the instructions ARD, AWR, ARDI, and AWRI claims that the CAT bit can be evaluated by the MCS program in order to check if the last ARU transfer was successful (CAT=0) or cancelled by Software (CAT=1). However, since the CAT bit can be set directly by Software to cancel an ARU transfer at any time the bit does not reflect the status information reliably. Bad case: If the CPU software is setting CAT between the time of ARU data arrival and evaluation of CAT bit.

# Scope

MCS.



### **Effects**

If the mechanism for cancelling blocking ARU transfers by CPU is used the MCS may signalize an aborted ARU transfer by a set CAT bit although the transfer has finished successfully.

#### Workaround

If the mechanism for cancelling blocking ARU transfers by CPU is used and data consistency by ARU transfers is important, a possible workaround may check the consistency by inspection of the transferred data (e.g. checking for linear increment of ECNT for data transfers from TIM to MCS).

# <u>GTM\_AI.181</u> TIM: Incorrect signal level bit ECNT[0] in mode TIEM, TPWM, TIPM, TPIM, TGPS

In case of re-enabling a previously disabled TIM channel the bit ECNT[0] might not reflect the actual signal level of the corresponding input TIM[i]\_CH[x]\_FOUT until the next input edge occurs. This situation can only occur if between disabling and re-enabling the ECNT register is not read.

# Scope

TIM

#### **Effects**

Inconsistency of input signal level with ECNT bit[0].

#### Workaround

- After disabling the TIM channel, ensure that the ECNT register is read at least once and afterwards the TIM channel can be re-enabled.
- Before re-enabling a TIM channel, issue a TIM channel reset and reconfigure the TIM channel control registers.



# GTM\_AI.202 (A)TOM: no CCU1 interrupt in case of CM1=0 or 1 and RST\_CCU0=1

In case of channel x has configuration of RST\_CCU0=1 (i.e. CN0 is reset by trigger input) and CN0 counts from 0 to MAX:

- if CM1=0, CM0>0 -> no CCU1 interrupt is generated
- if CM1=1, CM0=MAX+1 -> only one time a CCU1 interrupt is generated

### Scope

TOM / ATOM SOMP mode.

#### **Effects**

For the described configuration no CCU1 interrupt is generated.

#### Workaround

Use for triggering channel y (i.e. the channel that triggers on channel x the reset of counter CN0) the configuration of CM0=MAX, CM1=1.

In case of duty cycle configuration of CM1=0 and CM0>0 on channel x use instead of CCU1 interrupt on channel x the CCU0 interrupt of triggering channel v.

In case of duty cycle configuration of CM1=1 and CM0=MAX+1 on channel x use instead of CCU1 interrupt on channel x the CCU1 interrupt of triggering channel y.

# <u>GTM\_AI.204</u> TIM: incorrect signal level on TIM\_MODE change if TIM channel is disabled

If TIM\_EN=0 and TIM\_MODE="100" (TBCM) and corresponding channel input signal is high any write of TIM\_MODE!="100" while TIM\_EN=0 will not update the signal level bit ECNT[0]. Expected operation is that ECNT[0] will be set to the actual channel input value on TIM\_MODE change.

# Scope

TIM.



#### **Effects**

Unexpected signal level.

#### Workaround

Never set unnecessary TIM\_MODE="100" followed by TIM\_MODE!="100" while TIM\_EN=0.

### GTM AI.205 TIM: unexpected CNTS register update in TPWM OSM mode

If OSM=1 and TIM\_MODE="000" (TPWM) an active edge defined by DSL will stop the measurement. In case of an inactive edge following after 1 GTM system clock cycle the active edge the CNTS register will be reset unexpected.

### Scope

TIM.

#### **Effects**

Unexpected CNTS register content.

#### Workaround

- a) Use CMU clock in TIM channel with frequency lesser than system clock.
- b) Enable filter and configure filter parameter in a way that two consecutive edges will never occur with distance of GTM system clock.

# <u>GTM\_AI.208</u> DPLL: Start of sub-increment generation and action calculation delayed by one input event if PCM1/2 bits are set and DPLL\_STATUS.FTD = '0'

The DPLL is delaying the start of sub-increment generation and the action calculation by one input event cycle if the DPLL starts after activation (DPLL\_CTRL1.DEN= 0 ->1) when the flag DPLL\_STATUS.FTD = '0'. In these situations and when additionally PCM1/2 was activated just before or remains



(DPLL\_CTRL1.PCM1/2 = '1') the sub-increment generation is starting delayed by one input event cycle.

This results in a wrong state of the TBU\_TS1 angle clock. The start of action calculation (PMT) could be delayed by one input event cycle as well.

# Scope

DPLL.

### **Effects**

Delayed start of sub-increment generation and action calculation (PMT) by one input event.

#### Workaround

The issue can happen only when the DPLL starts after activation (DPLL\_CTRL1.DEN= 0 ->1) when the Flag DPLL\_STATUS.FTD = '0'. In these situations and when additionally PCM1/2 was activated just before (DPLL\_CTRL1.PCM1/2 = '1') the DPLL\_CTRL1.PCM1/2 bits must be set to '0' before the DPLL is activated again.

# <u>GTM\_AI.209</u> TOM/ATOM: no update of CM0/CM1/CLK\_SRC via trigger signal from preceding instance if selected CMU CLKx is not SYS CLK

The trigger signal between (A)TOM instances (e.g. signal TOM\_TRIG\_[i]) is registered between each TOM and between each 2nd ATOM and with this delayed by one SYS\_CLK period to break long combinational path.

For each register in the trigger path between (A)TOM instance i and the succeeding (A)TOM instance i+1, this trigger from instance i does not trigger the update of register CM0, CM1 and CLK\_SRC with content of SR0, SR1 and CLK\_SRC\_SR if the triggered channel of instance i+1 is not running with a selected CMU\_CLKx = SYS\_CLK.

### Scope

TOM/ATOM.



## **Effects**

In the described configuration no update of CM0, CM1 and CLK\_SRC is done although the update is enabled by register TOM[i]\_TGC[y]\_GLB\_CTRL / ATOM[i]\_AGC\_GLB\_CTRL.

#### Workaround

For each register in trigger path between (A)TOM instance i and (A)TOM instance i+1, the channel of instance i+1 that should be triggered has to use a clock of period identical to SYS\_CLK period.

A second workaround could be to set up on instance i+1 a redundant channel to trigger other channel of instance i+1 like it was set up on instance i to trigger other channel. Then, start both instances synchronously by using the TBU time base comparator of AGC/TGCx unit (i.e. the ATOM[i]\_AGC\_ATC\_TB / TOM[i]\_TGC[y]\_ACT\_TB register).

# <u>GTM\_AI.210</u> ATOM: data loss in SOMS one-shot mode if ARU is enabled and the period of the selected CMU\_CLKx is greater than ARU-cycle-time/2

ATOM in SOMS one-shot mode starts to request new data from ARU with ARU\_EN = 1. If new data is delivered by ARU and stored into SR0/1 register, the data will be transferred to CM0/1 register and the ATOM starts to shift with next selected CMU\_CLKx. In parallel ATOM requests immediately new data from ARU. If ARU will deliver next data before the first bit of the first data is shifted out which means before the next CMU\_CLKx takes place, the data will be stored into SR0/1 register but it will not be marked as valid (bit DV not set) and therefore it will be ignored.

# Scope

ATOM.

#### **Effects**

Delivered data from ARU is not marked as valid (bit DV not set) and will be ignored.



#### Workaround

It has to be ensured, that the time between delivering of two new data from ARU is greater than CMU\_CLKx periods. This can be reached by delivering the data by MCS instead of by FIFO.

The issue can only occur if the ARU roundtrip time is greater than 2 CMU\_CLKx periods.

# GTM Al.212 F2A: stream data register will not be deleted after disabling stream

Disabling a data stream inside the F2A will not delete existing valid data inside F2A. So after re-enabling the disabled stream, F2A will deliver the old data independent of the configured data transfer direction.

### Scope

F2A.

#### **Effects**

Delivering unexpected data by F2A after stream enable.

#### Workaround

Before enabling a data stream, the F2A has to be emptied. After disabling the stream, the ARU read address has to be set to reset value 0x1FE (always empty address). Then the F2A stream has to be configured into the direction ARU to FIFO. After this the stream can be enabled, so that old data will be transported into FIFO. At last the FIFO channel should be flushed.

# <u>GTM\_AI.215</u> FIFO: read pointer will be incremented in ring buffer mode on empty FIFO channel with read access from AFD\_CHx\_BUF\_ACC

If an empty FIFO channel x is configured into ring buffer mode an then a read access to AFD\_CH[x]\_BUF\_ACC is executed, the read pointer of this FIFO channel x will be incremented.



## Scope

FIFO.

#### **Effects**

FIFO channel delivers undefined data to ARU.

### Workaround

There are 2 possibilities to avoid this erratum:

- Do not execute a read access to AFD\_CH[x]\_BUF\_ACC after setting the corresponding FIFO channel into ring buffer mode while the FIFO channel is empty.
  - In general there are no real application to read a FIFO channel from CPU side (AFD\_CH[x]\_BUF\_ACC) while the FIFO channel is in ring buffer mode.
- Do not set a FIFO channel into ring buffer mode while the FIFO channel is empty. First fill the FIFO channel and afterwards configure them into ring buffer mode.

# GTM\_AI.218 DPLL: PWI-IRQ permanently activated

When the DPLL is activated (DPLL\_CTRL\_1.den= '1') and after that

- a) the register DPLL\_CTRL\_0 is written and
- b) the STATE input signals (emergency mode) is activated,

it happens that after the activation of the PWI-IRQ (active input signal event is rejected by negative PVT check) the PWI-IRQ is again and again activated.

# Scope

DPLL after reactivation.

#### **Effects**

PWI-IRQ permanently activated.



#### Workaround

The issue can happen only when the DPLL starts after activation (DPLL\_CTRL1.DEN= 0 ->1) when the control register DPLL\_CTRL\_0 is written after that. If this is prevented the issue will not occur.

# GTM\_AI.219 DPLL: Wrong internal pointer calculation in case of backwards direction can lead to wrong PMT calculation results (PMT in PAST)

A DPLL internal pointer register is calculated wrong in backwards direction. In this case the PMT calculations leading to wrong results e.g. PMT in "past". This can only happen in backwards direction.

### Scope

PMT computation of GTM/DPLL in backwards direction.

#### **Effects**

Wrong PMT computation results by DPLL when DPLL is operating in backwards direction.

#### Workaround

Combustion engine:

a) don't use PMT calculation in backwards direction.

or

b) If PMT calculations needed even in backwards direction the PMT results must be sent from DPLL to MCS to verify that PMT result is not erroneously in PAST before sent to ATOM.

# <u>GTM\_AI.220</u> DPLL: PVT check is deactivated in case of direction change; Behaviour implemented but not documented in specification so far

The behaviour that the parameter PVT is set to zero after a direction change has occurred is implemented but so far not described in the specification in an adequate manner.



# Scope

DPLL-PVT parameter.

#### **Effects**

Described and implemented behaviour not documented in specification.

# GTM Al.221 DPLL: Possible inconsistency of internal pointers and parameter NUTE/NUSE when NUTE/NUSE modified in dedicated time window

The parameters NUTE/NUSE are DPLL internally used to modify pointers as well as to decide which data to be used for doing the prediction of the next increment or the selection of the algorithm of PMT calculation to be used. After a new input signal reaches the DPLL either on TRIGGR or STATE processing unit the internal pointers are updated shortly after the TASI/SASI-irq's.

If the NUTE/NUSE parameter is changed after that point of time the pointers are not updated until the next input event such that the described inconsistency may occur. This inconsistency may lead to the use of wrong data which can corrupt the results of the increment prediction and the frequency calculation as well as the calculation of PMT.

# Scope

DPLL increment prediction and PMT calculation.

### **Effects**

This inconsistency may lead to the use of wrong data which can corrupt the results of the increment prediction and the frequency calculation as well as the calculation of PMT.

#### Workaround

Modification of NUSE/NUTE, VTN/VSN parameters must be done in uncritical time windows:

a) after new input signal (TIM0\_CH0\_irq) before TASI/SASI-irq.



b) after PMT calculation has finished for a dedicated increment: e.g. number of active PMT (n) that small THVAL >  $10\mu s + n*3\mu s$ ; In this case the parameters NUTE/VTN may be modified after the TISI irq.

## GTM Al.222 DPLL: TAXI-irg not deactivated for THMA=0

TAXI-irq not deactivated for THMA=0; The internal interrupt signal is not set correctly such that the notify bit of the DPLL\_IRQ\_NOTIFY.TAXI bit can only be reset if the taxi-irq is internally deactivated with a next input event which does not cause an activation of this interrupt.

# Scope

DPLL-TAXI-irg.

#### **Effects**

TAXI-irg is activated even if parameter THMA set to zero.

#### Workaround

Use DPLL\_IRQ\_EN to deactivate TAXI-irq if not needed.

# <u>GTM\_AI.223</u> DPLL: discontinuities in the sub increments when DPLL\_NUTC/S.FST/FSS=1; set to full scale

When the physical deviations are used (DPLL\_CTRL\_1.AMT/AMS=1) or higher accelerations are happening and at the same time NUTE/FST, NUSE/FSS are set to full scale it happens that the sub increment generation is showing irregular behaviour. This means that the pulse generator frequency is not calculated correctly which ends up in either too fast or too slow generated micro ticks.

## Scope

DPLL sub increments.



#### **Effects**

Not well distributed sub increments in between two teeth.

#### Workaround

Don't use DPLL in "full scale" mode, when NUTE/NUSE is set to maximum and FST/FSS is set to one, when stronger accelerations exist or physical deviation with significant deviation is used.

It is possible as well that for the phase of acceleration or the place in the profile, when a physical deviation is relevant for equation DPLL-2c, DPLL\_2c1 or DPLL-7c, DPLL-7c1 that just the control bit DPLL\_FST/FSS is set to '0'. In this case the error calculation EDT\_T, MEDT\_T must be observed and checked if not getting too high. If so, this value can be modified via CPU.

# GTM\_AI.247 DPLL: Input event not served after DPLL\_CTRL\_1.DEN is activated

After the DPLL is enabled by setting DPLL\_CTRL\_1.DEN = 0 --> 1 there is a time frame in which a new input signal either TRIGGER (i.e. Crank) or STATE (i.e. Cam) is not recognized and not stored.

After power on reset or DPLL software reset this timeframe is about 140 clock cycles.

When the DPLL is enabled after the module was disabled the timeframe is 20 clock cycles for a STATE signal and about 45 clock cycles for a TRIGGER input signal. In case of the TRIGGER input signal the time window can be longer if there are accesses to memory RAM1b in parallel.

Each RAM1b access will lengthen the time window by 10 clock cycles.

# Scope

DPLL

#### **Effects**

Input events on TRIGGER/STATE input not served, and synchronization process can take longer.



#### Workaround

- a) Input event will be neglected, DPLL calculations will start with one event delayed.
- b) Reenabling of DPLL during operation: Within the time frame after the DPLL is enabled the TIM inputs must be observed if an input event has arrived. To adopt the angle clock the missing pulses must be repeated by the PCM1/2 mechanism.
- c) Reenabling of DPLL during operation: Within the time frame after the DPLL is enabled the TIM inputs must be observed if an input event has arrived. Repeat the missing event/pulses by insertion of a TIM input event by writing to configuration register TIM0\_IN\_SRC.

# GTM\_AI.250 DPLL: DPLL\_STATUS.BWD1/2 not reset after DPLL\_CTRL\_1.DEN = 1->0->1, when DPLL\_CTRL\_0 has been written some time before

If the DPLL is disabled and enabled again it happens that the DPLL\_STATUS.BWD1/2 flags are not reset.

There are 2 conditions in which the DPLL is disabled for a too short timeframe.

- a) If no active input signal is processed in the DPLL at reenabling within a timeframe smaller than ~1,2  $\mu$ s (@100 MHz GTM clk frequency or 120 system clock cycles) after the register DPLL\_CTRL\_0 has been written.
- b) If an active input signal is processed in the DPLL at reenabling within a timeframe smaller than 8,6  $\mu$ s (@100 MHz GTM clk frequency or 860 system clock cycles) after the register DPLL CTRL 0 has been written.

### Scope

DPLL

#### **Effects**

Incorrect status of DPLL\_STATUS.BWD1/2 and wrong angle clock because of opposite direction dependent calculation



#### Workaround

When the DPLL is disabled there should be at least

- a) a time of 1,2 μs or 120 system clock cycles until the DPLL is enabled again (DPLL\_CTRL\_1.DEN = 1), when no active input signal is processed/expected in this situation.
- b) a time of 8,6  $\mu$ s or 860 system clock cycles until the DPLL is enabled again (DPLL\_CTRL\_1.DEN = 1), when an active input signal is processed or expected in this situation.

# <u>GTM\_AI.260</u> TOM/ATOM: Async. update in SOMP mode with CM1=0 and selected CMU clock unequal sys\_clk not functional

An asynchronous update of the duty cycle by writing value 0 to CM1 register while a CMU clock unequal sys\_clk is selected is not working. It is expected that the output signal level is set immediately to inactive level but it will remain at actual level.

# Scope

TOM/ATOM

#### **Effects**

The output signal level is not set to inactive level. It will remain at actual level.

#### Workaround

Writing value 1 instead of 0 to CM1 register will set the output to inactive level in the actual generated PWM period.

If the duty cycle duration should be zero also for the following period, the user has to take care, that the CM1 register is loaded with a 0 at the beginning of the next PWM period.

Otherwise, if the content of register CM1 remains at 1, a peak of one clock cycle with the selected CMU clock will be observed, with the next PWM period.

<u>GTM\_AI.270</u> (A)TOM: output signal is postponed one period for the values CM0=1 and CM1>CM0 if CN0 is reset by the trigger of a preceding channel (RST\_CCU0=1)

If counter CN0 is reset by the trigger of a preceding channel (bit RST\_CCU0 of register TOM[i]\_CH[x]\_CTRL/ATOM[i]\_CH[x]\_CTRL is set), then the value of CM0 defines the signal edge to SL (signal level), whereas CM1 defines the edge to !SL (inverted signal level).

If - in this case - the value 1 is configured for the output edge to SL (CM0=1) and CM1 is configured to greater than CM0 (CM1>CM0) the expected output edge will be postponed by one period.

### Scope

TOM, ATOM SOMP mode

#### **Effects**

The expected output edge will be postponed by one period.

#### Workaround

Instead of configuring CM0=1 it is also possible to configure CM1=1 and to invert SL to get the expected edge at counter value 1 (CN0=1).

# GTM Al.271 DPLL: No DCGI-irq after direction change and DPLL\_CTRL\_0 has been written

If the DPLL is running in normal mode and a direction change is detected after the register dpll\_ctrl\_0 has been written the DCGI-Interrupt does not occur for following direction changes until both a TRIGGER and a STATE input signal has been arrived at the DPLL inputs.

# Scope

DPLL



#### **Effects**

DCGI-irq does not occur.

#### Workaround 1

Don't write to DPLL\_CTRL\_0 until both an active TRIGGER, STATE input signal has occurred in case of an direction change within this time frame.

How to prevent this, under need of changes of:

- a) Need to deactivate Trigger/state input signal (replacing changes on DPLL\_CTRL\_0.SEN, DPLL\_CTRL\_0.TEN):
  - Switch according TIM input channels receiving the TRIGGER/STATE input signal by:
  - Modification of TIM[i]\_CH[x]\_IN:SRC.MODE[i]="10", VAL[i].
- b) Need to change from normal mode to emergency mode by change of DPLL\_CTRL\_0.RMO:
  - If this is necessary the write operation to DPLL\_CTRL\_0 cannot be prevented.
- c) Changes of DPLL\_CTRL\_0.TNU, SNU. MLT:
  - Such changes should not be necessary, if not the write operation to DPLL\_CTRL\_0 cannot be prevented.
- d) Changes of Adaption modes TRIGGER, STATE (replacing changes of DPLL\_CTRL\_0.AMT, AMS):
  - Activate/Deactivate AMT, AMS after power up, activate mode by writing adapt data to RAM1c PD(ADT\_S) and or RAM2 PD(ADT\_T).
- e) Changes of Input Delay TRIGGER,STATE (replacing changes of DPLL CTRL 0.IDT, IDS):
  - Activate/Deactivate TIM[i]\_CH[x]\_CTRL.FLT\_EN to enable or disable filter input data within the dedicated TIM input channel.
- f) Changes of DPLL\_CTRL\_0.IFP:
  - If such changes are necessary the write operation to DPLL\_CTRL\_0 cannot be prevented.

If Workaround 1 is not doable:



#### Workaround 2

After writing to DPLL\_CTRL\_0: Check for direction change by evaluating the register DPLL\_STATUS.BWD1 when an inactive edge occurred on TRIGGER (TISI-irq) until both an active TRIGGER, STATE input signal has occurred.

The pulse corrections and pointer modifications of the direction change are operated correctly!

# GTM\_AI.272 DPLL: No update of DPLL\_RAM1b.PSTC after direction change and DPLL\_CTRL\_0 has been written

If the DPLL is running in normal mode and a direction change is detected after the register dpll\_ctrl\_0 has been written the DPLL\_RAM1b.PSTC value is not updated for the following active input signal and keeps the difference for the following input signals.

### Scope

**DPLL** 

#### **Effects**

Incorrect PSTC value, incorrect PMT/action results. At he tooth with the incorrect PSTC only it can be observed that the subincrements are generated at highest speed.

#### Workaround 1

Don't write to DPLL\_CTRL\_0 until both an active TRIGGER, STATE input signal has occurred in case of an direction change within this time frame.

How to prevent this, under need of changes of:

- a) Need to deactivate Trigger/state input signal (replacing changes on DPLL CTRL 0.SEN, DPLL CTRL 0.TEN):
  - Switch according TIM input channels receiving the TRIGGER/STATE input signal by:
  - Modification of TIM[i]\_CH[x]\_IN:SRC.MODE[i]="10", VAL[i].
- b) Need to change from normal mode to emergency mode by change of DPLL\_CTRL\_0.RMO:



- If this is necessary the write operation to DPLL\_CTRL\_0 cannot be prevented.
- c) Changes of DPLL\_CTRL\_0.TNU, SNU. MLT:
  - Such changes should not be necessary, if not the write operation to DPLL\_CTRL\_0 cannot be prevented.
- d) Changes of Adaption modes TRIGGER, STATE (replacing changes of DPLL CTRL 0.AMT, AMS):
  - Activate/Deactivate AMT, AMS after power up, activate mode by writing adapt data to RAM1c PD(ADT\_S) and or RAM2 PD(ADT\_T)
- e) Changes of Input Delay TRIGGER,STATE (replacing changes of DPLL CTRL 0.IDT, IDS):
  - Activate/Deactivate TIM[i]\_CH[x]\_CTRL.FLT\_EN to enable or disable filter input data within the dedicated TIM input channel.
- f) Changes of DPLL\_CTRL\_0.IFP:
  - If such changes are necessary the write operation to DPLL\_CTRL\_0 cannot be prevented.

#### If Workaround 1 is not doable:

#### Workaround 2

In this case (direction change after DPLL\_CTRL\_0 has been written before both a TRIGGER and STATE input event has occurred) the PSTC value has to be corrected via CPU access from outside the DPLL.

To achieve this the calculation PSTC\_new=PSTC\_old +/- nmb\_t\_tar (+ forward(dir1=0); - backward(dir1=0)) has to be performed and stored to RAM1b.PSTC earlier as 1000 system clock cycles after the active input event, or 850 system clock cycles after the TASI-irq has occurred.

The PSTC value is internally of the DPLL used for PMT calculations. If no PMT calculation is ongoing in the tooth after direction change and the PSTC value is not needed in GTM external processes the described timing constraint for the PSTC correction can be relaxed until before the next PMT calculations are requested or the PSTC value is needed otherwise.



# <u>GTM\_AI.278</u> FIFO: Restoring of F2A (ARU to FIFO interface) read access to FIFO after GTM\_HALT condition not functional

GTM\_HALT is activated while the submodule F2A is executing a read access to a FIFO channel buffer.

Then the F2A read access has to be stopped and restored after GTM\_HALT is deactivated.

The restoring of the F2A read access will hand back false data to F2A.

### Scope

**FIFO** 

#### **Effects**

False data are read from FIFO.

#### Workaround

No workaround available.

# <u>GTM\_AI.292</u> DPLL: pulse correction at direction change incompletely for DPLL\_CTRL\_1.SMC='1'

Under the assumption of DPLL\_CTRL\_1.SMC=1 the pulse correction at direction change is done incompletely such that some pulses may be not placed immediately after the direction change. Because the status of the register DPLL\_INC\_CNT1/2 for automatic end mode (DPLL\_CTRL\_1.DMO = 0) is correct the pulses can be placed for the next active input signal event.

# Scope

**DPLL** 

#### **Effects**

Under the assumption of DPLL\_CTRL\_1.SMC=1 the pulse correction at direction change is done incompletely such that some pulses may be not placed immediately after the direction change.



#### Workaround

No action, wait for repeating missed pulses in automatic end mode at the next active input event.

## <u>GTM\_AI.300</u> DPLL: Change to forward operation when DPLL\_THMI is set to zero does not work correctly

If direction control is set up via the TRIGGER input signal (DPLL\_CTRL\_1.IDDS=0, DPLL\_CTRL\_1.SMC=0) and DPLL\_THMI is set to zero the direction does not change to forward (BWD1=0) when the current direction is backward (BWD1=1). Instead, when DPLL\_THMI=0, the direction set latest is hold.

### Scope

DPLL

#### **Effects**

DPLL direction does not change to forward (BWD1=0) if DPLL\_THMI is set to 0. The current status of the direction is hold that means in case of BWD1=0 the direction will stay in forward (BWD1=0), in case of BWD1=1 the direction stays at backward (BWD1=1).

#### Workaround

- DPLL CTRL 1.IDDS=0:
  - If the DPLL is operating in forward direction (BWD1=0) the direction can be kept by setting DPLL\_THMI=0.
  - If the DPLL is operating in backward direction the direction can be switched to forward by setting the DPLL\_THMI value to the biggest possible value DPLL\_THMI=0x00FFFF. This should set the direction back to forward.
- Use different mechanism of direction control DPLL CTRL 1.IDDS=1:
  - In this case the direction can be controlled by setting the TIM0\_IN6 input signal of the GTM when MAP\_CTRL.TSEL=0.



In both cases the direction evaluation is done with the inactive edge of the TRIGGER input signal. The TRIGGER input signal must be active even in emergency mode to handle the direction changes correctly. If the TRIGGER input signal is not in a usable condition the necessary input signal sequence can be generated by a direct modification of the input signal of TIM0\_CH0 with the use of TIM[0]\_IN\_SRC.MAKE\_0/VAL\_0 and TIM[0]\_CH[0]\_ECTRL.USE\_LUT (GTM v3.1.5 additionally).

# <u>GTM\_AI.301</u> DPLL: Reset of DPLL\_STATUS.BWD1=1 by disabling the DPLL does not cause the direction to change from backward to forward in any case

The issue occurs when the DPLL is operating in normal mode (DPLL\_CTRL\_0.RMO=0, DPLL\_CTRL\_1.SMC=0) and the direction of the trigger signal is evaluated in the mode DPLL\_CTRL\_1.IDDS=0 (input direction is detected comparing the THMI value with the duration between active and inactive slope of TRIGGER). If in this configuration a direction change happens on the trigger signal which is not plausible, because the direction change happens due to e.g. a disturbed signal, the direction change performed by the DPLL should be removed.

The direction in which the DPLL is operating can be read out by the status DPLL STATUS.BWD1. Τo disable register the DPLL bv DPLL CTRL 1.DEN = 1->0->1 is resetting the BWD1 bit but this does not remove the direction change in every case and the BWD1 bit could be set to the unwanted direction again. The issue occurs when the DPLL has not received an active input signal on the STATE input such that DPLL STATUS.fsd=0 before the DPLL is disabled (den=1->0->1) and switched to emergency mode (DPLL CTRL 1.RMO=1). The issue does not occur if the DPLL is in the status of DPLL STATUS.fsd=1 or if the DPLL is not switched to emergency mode (DPLL CTRL 1.RMO=0) after the DPLL has been disabled/enabled.

### Scope

**DPLL** 



#### **Effects**

DPLL internal direction remains in current direction while DPLL\_STATUS.BWD1 bit is reflecting it's reset value during a toggle sequence (1->0->1) of the DPLL enable bit DPLL\_CTRL\_1.DEN. At the end of the toggle sequence the BWD1 bit returns to the state of the current internal direction.

#### Workaround

If the issue occurs under the described conditions the wrong direction could be corrected by:

- Adding an additional input signal (active edge followed by inactive edge while not exceeding the THMI limit) to the trigger input which switches the DPLL back to forward direction.
- 2. Switching to the direction control mode DPLL\_CTRL\_1.IDDS=1 and to control the direction by setting the GTM input signal TIM0\_IN6 to e.g. zero (forward direction). For combustion engine operation and MAP\_CTRL.TSEL=0 the TDIR/SDIR signals can be used to control the direction with the TIM0\_IN6 input signal. This TIM0\_IN6 signal must be set directly on the GTM input pin by the mechanisms provided by the semiconductor supplier who integrated the GTM. This mechanism is bound to the resource of the TIM0\_IN6 input channel.

## <u>GTM\_AI.302</u> DPLL: Pulse generation ongoing for DPLL\_CTRL\_1.DMO=1 (continuous mode) if DPLL\_CTRL\_1.sge1/2=0

In continuous mode (DPLL\_CTRL\_1.DMO=1) the pulse generation cannot be switched off by setting DPLL\_CTRL\_1.SGE1/2=0. The pulse generation is ongoing independently from the chosen mode (DPLL\_CTRL\_0.RMO, DPLL\_CTRL\_1.SMC).

## Scope

**DPLL** 

#### **Effects**

Pulse generator cannot be switched off by setting DPLL\_CTRL\_1.SGE1=0.



#### Workaround

Set number of pulses to DPLL\_CNT\_NUM1/2 =0 to suppress pulse generation for DPLL\_CTRL\_1.DMO=1.

## <u>GTM\_AI.306</u> DPLL: DPLL\_NUTC.syn\_t\_old, DPLL\_NUSC.syn\_s\_old not updated according specification

The DPLL specification defines for DPLL\_NUTC.WSYN=1 that an update of register DPLL\_NUTC allows writing of the bits DPLL\_NUTC.syn\_t while DPLL\_NUTC.syn\_t\_old inherits the previous value of DPLL\_NUTC\_syn\_t.

Differing from the specified behavior the actual hardware does not update the value of DPLL\_NUTC.syn\_t\_old with the previous value of DPLL\_NUTC.syn\_t but instead updates DPLL\_NUTC.syn\_t\_old according to the corresponding bits of the write operation executed by the CPU.

The DPLL specification defines for DPLL\_NUTC.WSYN=1 that an update of register DPLL\_NUSC allows writing of the bits DPLL\_NUSC.syn\_s while DPLL\_NUSC.syn\_s\_old inherits the previous value of DPLL\_NUSC\_syn\_s.

Differing from the specified behavior the actual hardware does not update the value of DPLL\_NUSC.syn\_s\_old with the previous value of DPLL\_NUSC.syn\_s but instead updates DPLL\_NUSC.syn\_s\_old according to the corresponding bits of the write operation executed by the CPU.

## Scope

**DPLL** 

#### **Effects**

The registers bits DPLL\_NUTC.syn\_t\_old are not updated with the previous value of DPLL\_NUTC\_syn\_t but by the bits of the input data word.

The registers bits DPLL\_NUSC.syn\_s\_old are not updated with the previous value of DPLL\_NUSC\_syn\_s but by the bits of the input data word.



#### Workaround

If the update of syn\_t/s\_old shall be done like described in the specification the register DPLL\_NU(T/S)C.syn\_t/s must be read first, then the DPLL\_NU(T/S)C.syn\_(t/s) can be used to modify the bits which are written to DPLL\_NU(T/S)C.syn\_(t/s)\_old.

As the current behavior of DPLL\_NUT/SC.syn\_s/t\_old is in use by and can be advantageous for certain applications, there is no intend to change the current hardware behavior at this point in time. Instead a specification update to align the specification with the current hardware behavior is planned for future GTM generations.

<u>GTM\_AI.317</u> DPLL: DPLL\_STATUS.LOCK1/2 is set incorrectly when direction change, unexpected missing trigger/state or trigger/state out of range occurs

#### **Extended Title**

- When DPLL\_CTRL\_0.RMO=0 and DPLL\_CTRL\_1.SMC=0:
  - DPLL\_STATUS.LOCK1 is set incorrectly when direction change, unexpected missing trigger or trigger out of range occurs.
- When DPLL\_CTRL\_0.RMO=1 and DPLL\_CTRL\_1.SMC=0:
  - DPLL\_STATUS.LOCK1 is set incorrectly when direction change, unexpected missing state or state out of range occurs.
- When DPLL\_CTRL\_0.RMO=1 and DPLL\_CTRL\_1.SMC=1:
  - DPLL\_STATUS.LOCK2 is set incorrectly when direction change, unexpected missing state or state out of range occurs.

## Description

## DPLL\_CTRL\_0.RMO=0 and DPLL\_CTRL\_1.SMC=0:

When DPLL\_STATUS.LOCK1=0 and a direction change, an input signal with unexpected missing trigger occurs or if a trigger out of range event occurs the DPLL\_STATUS.LOCK1 flag is set after two subsequent missing trigger interrupts have happened.

The correct behaviour is that DPLL\_STATUS.LOCK1 is set after two subsequent missing trigger interrupts in either the same direction or without an



unexpected missing trigger (missing trigger interrupt and DPLL\_STATUS.ITN=1) interrupt or a trigger out of range interrupt occurs in between.

### DPLL\_CTRL\_0.RMO=1 and DPLL\_CTRL\_1.SMC=0:

When DPLL\_STATUS.LOCK1=0 and a direction change, an input signal with unexpected missing state occurs or if a state out of range event occurs the DPLL\_STATUS.LOCK1 flag is set after two subsequent missing state interrupts have happened.

The correct behaviour is that DPLL\_STATUS.LOCK1 is set after two subsequent missing state interrupts in either the same direction or without an unexpected missing state (missing state interrupt and DPLL\_STATUS.ISN=1) interrupt or a state out of range interrupt occurs in between.

## DPLL\_CTRL\_0.RMO=1 and DPLL\_CTRL\_1.SMC=1:

When DPLL\_STATUS.LOCK2=0 and a direction change, an input signal with unexpected missing state occurs or if a state out of range event occurs the DPLL\_STATUS.LOCK2 flag is set after two subsequent missing state interrupts have happened.

The correct behaviour is that DPLL\_STATUS.LOCK2 is set after two subsequent missing state interrupts in either the same direction or without an unexpected missing state (missing state interrupt and DPLL\_STATUS.ISN=1) interrupt or a state out of range interrupt occurs in between.

## Scope

DPLL

#### **Effects**

## For DPLL\_CTRL\_0.RMO=0 AND DPLL\_CTRL\_1.SMC=0:

DPLL\_STATUS.LOCK1 status flag is operating incorrectly.

If the DPLL\_STATUS.LOCK1 flag is set incorrectly the DPLL\_STATUS.itn flag could be set if additionally an unexpected missing trigger event would occur.

## For DPLL\_CTRL\_0.RMO=1 AND DPLL\_CTRL\_1.SMC=0:

DPLL\_STATUS.LOCK1 status flag is operating incorrectly.

TC29x, ES-BB, BB 150/315 Rel. 1.7, 2019-06-24



If the DPLL\_STATUS.LOCK1 flag is set incorrectly the DPLL\_STATUS.isn flag could be set if additionally an unexpected missing state event would occur.

## For DPLL\_CTRL\_0.RMO=1 AND DPLL\_CTRL\_1.SMC=1:

DPLL\_STATUS.LOCK2 status flag is operating incorrectly.

If the DPLL\_STATUS.LOCK2 flag is set incorrectly the DPLL\_STATUS.isn flag could be set if additionally an unexpected missing state event would occur.

#### Workaround

### For DPLL CTRL 0.RMO=0 AND DPLL CTRL 1.SMC=0:

When DPLL\_STATUS.LOCK1= 0 the status of unexpected missing trigger, direction change and trigger out of range must be monitored to make the decision if DPLL\_STATUS.LOCK1 is set correctly or not. For this reason either the interrupts DPLL\_IRQ\_NOTIFY.MTI, CDTI, TORI or the signals DPLL\_STATUS.BWD1, ITN, TOR should be evaluated.

## For DPLL\_CTRL\_0.RMO=1 AND DPLL\_CTRL\_1.SMC=0:

When DPLL\_STATUS.LOCK1= 0 the status of unexpected missing state, direction change and state out of range must be monitored to make the decision if DPLL\_STATUS.LOCK1 is set correctly or not. For this reason either the interrupts DPLL\_IRQ\_NOTIFY.MSI, CDSI, SORI or the signals DPLL\_STATUS.BWD1/, ISN, SOR should be evaluated.

## For DPLL\_CTRL\_0.RMO=1 AND DPLL\_CTRL\_1.SMC=1:

When DPLL\_STATUS.LOCK2=0 the status of unexpected missing state, direction change and state out of range must be monitored to make the decision if DPLL\_STATUS.LOCK2 is set correctly or not. For this reason either the interrupts DPLL\_IRQ\_NOTIFY.MSI, CDSI, SORI or the signals DPLL STATUS.BWD2, ISN, SOR should be evaluated.

## <u>GTM\_AI.320</u> ATOM: Unexpected restart of a SOMS oneshot cycle while ATOM[i]\_CH[x]\_CM0 is zero

If ATOM is set to SOMS oneshot mode (bit field MODE of ATOM[i]\_CH[x]\_CTRL is set to 0b11 and bit field OSM in register ATOM[i]\_CH[x]\_CTRL is set) a oneshot cycle is started immediately by writing

TC29x, ES-BB, BB 151/315 Rel. 1.7, 2019-06-24



a value unequal to zero to ATOM[i]\_CH[x]\_SR0 register while the value of ATOM[i]\_CH[x]\_CM0 register is zero.

#### Scope

**ATOM** 

#### **Effects**

Restarting of a oneshot cycle starts immediately while ATOM[i]\_CH[x]\_CM0 is zero and a write access to ATOM[i]\_CH[x]\_SR0 is executed with a value unequal to zero.

#### Workaround

Avoid value 0 in ATOM[i]\_CH[x]\_CM0 register if SOMS oneshot mode is enabled (bit field OSM in register ATOM[i]\_CH[x]\_CTRL).

<u>GTM\_AI.323</u> DPLL: Registers DPLL\_NUTC.SYN\_T and DPLL\_NUSC.SYN\_S are updated by the profile (ADT\_T.NT/ADT\_S.NS) before the DPLL is synchronized (DPLL\_STATUS.SYT/S=0)

The registers DPLL\_NUTC.SYN\_T and DPLL\_NUSC.SYN\_S as well as the corresponding \*\_OLD registers are updated unexpectedly by the profile (ADT\_T.NT/ADT\_S.NS) before the DPLL is synchronized (DPLL STATUS.SYT/S=0).

This is not a problem for the calculation of the number of pulses (nmb\_t/s,..), due to the fact that the correct value of SYN\_T/S for the internal use is determined by the signal DPLL\_STATUS.SYT/S. The microtick generation of the DPLL is not affected by this bug.

This problem is only relevant if the SYN\_T/S values are read from other consumers than the DPLL.

#### Scope

DPLL



#### **Effects**

When the DPLL is enabled and before the DPLL is synchronized (by writing to the relevant pointers (DPLL\_APT\_2c/DPLL\_APS\_1C3) the DPLL\_NUTC.SYN\_T/DPLL\_NUSC.SYN\_S registers are unexpectedly updated by the profile.

Because the SYN\_T\_OLD and SYN\_S\_OLD registers are updated by SYN\_T, SYN\_S they are affected as well.

The DPLL internal processes of calculation of the number of microticks for the next increment is not affected by that bug.

#### Workaround

When DPLL\_NUTC.SYN\_T/\_OLD, DPLL\_NUSC\_SYN\_S/\_OLD values are needed outside the DPLL it must be checked that the DPLL is already synchronized (DPLL\_STATUS.SYT/SYS). When the relevant DPLL channel (TRIGGER/STATE) is not synchronized yet the SYN\_T/S values should be taken into account as "1".

## <u>GTM\_AI.326</u> TIM: ARU bit ACB[0] (signal level) incorrect in case a second ARU request occurs while the actual request is just acknowledged

An issued ARU request will be served at least after the ARU round trip time.

If one GTM clock cycle before the ARU request is acknowledged a new capture event occurs (overflow condition due to e.g. input change) the bit ACB[0] will not show the new value.

The overflow bit ACB[1] and the ARU data words selected by (E)GPRy\_SEL) will show the correct behavior, only the ACB[0] will show the previous state.

## Scope

TIM, ARU transfers

#### **Effects**

ARU bit ACB[0] not consistent with data transferred in ARU data words.



#### Workaround 1

Ensure that events which trigger a ARU request occur with a greater timely distance than the ARU round trip time.

#### Workaround 2

Use the signal level information embedded in the ARU data words (selectable by ECNT/TIM\_INP\_VAL).

This data will show the correct signal level.

## <u>GTM\_AI.336</u> GTM Bus Bridge: Incorrect AEI access execution in case the previous AEI access was aborted with the access timeout abort function

In case the GTM internal AEI access timeout abort function is in use (GTM\_CTRL.TO\_VAL != 0 and GTM\_CTRL.TO\_MODE=1), a following AEI access can be corrupted:

- a) A write access might not be executed (register/ memory not written to the specified value)
- b) A read access can return random data (read value does not reflect the content of the addressed register / memory).

Hint: As a timeout based abort of a GTM register access is assumed to be an error scenario, the internal state of the GTM might be exposed. To ensure the proper behavior after such a severe incident, the GTM IP should be re-initialized as part of a recovery action on system level.

## Scope

CPU interface accesses

#### **Effects**

Read access returns random data.

Write access does not change the content of the target address.



#### Workaround

Do not use the AEI access abort mode, use the observe mode instead (Set GTM\_CTRL.TO\_MODE=0).

Enable additionally the timeout observe IRQ by setting GTM\_IRQ\_EN.AEI\_TO\_XPT\_IRQ=1 to invoke higher level recovery mechanisms for GTM re-initialization.

(e.g. abort the pending access to the GTM and re-initialize the GTM\_IP from hardware reset).

### GTM\_TC.010 Effects of GTM Resets

The following recommendations to avoid side effects of GTM resets should be considered.

Note: These effects have not been seen yet in real applications, but have been reported by static timing analysis as potential failure.

#### **GTM Kernel Reset**

The GTM module (including the implementation wrapper) can be reset via software by a kernel reset (bit RST in registers GTM\_KRST0/1). Potential side effects are:

- The GTM SRAM contents may be unexpectedly modified.
- False alarms might be generated after restarting the GTM sub-modules (FIFO, DPLL, MCS) as a result of it in case the SRAM contents was not reinitialized.

#### Workaround

Initialize the GTM SRAMs after a GTM kernel reset is issued by the application. The SRAM contents must not be read by the GTM modules (FIFO, DPLL, MCS) before it is overwritten by initialization (i.e. none of the mentioned GTM modules must be switched on before).



#### **GTM Global Reset**

The GTM module (except the implementation wrapper) can be reset via software by a GTM global reset (bit RST in registers GTM\_RST). Potential side effects include:

- The GTM SRAM contents may be unexpectedly modified.
- PSI5 functionality might be unreliable while the GTM global reset is performed.
- Starting/ongoing MSC transmissions might be unreliable while the GTM global reset is performed.

#### Workaround

The GTM global reset must not be used. Use the GTM kernel reset instead.

### GTM TC.012 Read Access Control by Register ODA

Specific GTM registers have by default "destructive read" behavior as their normal read behavior (see section "GTM Software Debugger Support" in the GTM chapter of the User's Manual for further details.)

Depending on the reading master and the configuration of bits DREN and DDREN in register GTM\_ODA (OCDS Debug Access Register), the read can be performed "non-destructive" for debug related read operation.

According to the User's Manual the read is performed "non-destructive" (i.e. debug related read operation)

- for all masters when ODA.DREN = 1<sub>B</sub>,
- for the Cerberus (OCDS) FPI master when ODA.DREN = 0<sub>B</sub> and ODA.DDREN = 0<sub>B</sub>.

## **Problem Description**

In the current implementation the read is performed "non-destructive" (i.e. debug related read operation)

- for all masters when ODA.DREN = 1<sub>B</sub>,
- for the DMA Partition 2 FPI master when ODA.DREN =  $0_B$  and ODA.DDREN =  $0_B$ .



#### Workaround

The problem described above has 2 aspects:

#### 1. For DMA Partition 2 Access to GTM

When the DMA Partition 2 FPI master is used to perform a normal ("destructive") read of the GTM registers that by default have "destructive read" behavior as their normal read behavior, setting ODA.DREN =  $0_{\rm B}$  and ODA.DDREN =  $1_{\rm B}$  is required to avoid an unintended debug related ("non-destructive") read access that would be caused by this issue.

#### 2. For Cerberus (OCDS) Access to GTM

When ODA.DREN =  $0_B$  and ODA.DDREN =  $0_B$ , any read access of the Cerberus (OCDS) FPI master to the registers that by default have "destructive read" behavior as their normal read behavior will cause the normal ("destructive") read behavior. To get the intended debug related ("non-destructive") read behavior, ODA.DREN needs to be set to  $1_B$  before each access of the Cerberus and set back to  $0_B$  afterwards to not affect the access of other FPI masters on the registers described above.

## HSCT\_TC.007 RX\_FIFO overflow interrupt

If a receive path FIFO overflow condition occurs, the corresponding event is not indicated via bit IRQ.SFO (Synchronization FIFO overflow in RX direction), and no interrupt (HSCT Service Request) is generated.

Note: This interrupt would be an indication about a too slow SRI clock in relation to the Physical layer clock, which results in an overflow situation.

(Minimum SRI frequency 40 MHz @ a 320 Mbit baud rate.)

## HSCT\_TC.009 Sleep mode not to be used

Due to problems with the wake-up functionality, sleep mode is not to be used.



### HSCT\_TC.010 Master Mode Interface Test Mode not working

The HSCT Master Mode Interface Test Mode to send out a 101010101...<sub>B</sub> test pattern continuously does not work correctly.

#### Workaround

Do not enable the HSCT Master Mode Interface Test Mode, i.e. leave bit IFCTRL.IFTESTMD =  $0_B$  (default after reset). Instead, send out a test pattern under software control.

### **I2C TC.001** I2C FIFO data buffer does not support double buffering

Double buffering in the FIFO data buffer allows:

- The TPS value and characters of the next data packet to be written while data transmission on a previous data packet is still ongoing.
- The MPRS value of the next data packet to be written and its characters received into the RXFIFO while the previous data packet is still not completely read out of the RXFIFO.

However in the current implementation, this feature is not supported.

#### Workaround

For data transmission, the TPS value of the next data packet can be programmed only after the previous data packet has been successfully transmitted and the TXFIFO is empty again. After the new TPS value is programmed, the I2C module generates a data transfer request and the next data transmission will start when new data is available.

Similarly for data reception, the MPRS value of the next data packet can be programmed only after the full reception of the previous data packet. This means after all requests are handled and cleared, and data has been read out of the RXFIFO. The next data reception is then possible.



### **I2C TC.003** Limits on selectable INC and DEC values

The two most significant bits of bitfield INC in registers FDIVCFG.[23:22] and FDIVHIGHCFG.[23:22],

and the most significant bit of bitfield DEC in register FDIVHIGHCFG.10 cannot be used.

#### Workaround

When configuring the fractional divider for baud rate generation:

- Use only the least significant six bits of INC; i.e. values equal or less than 63<sub>D</sub>
- Use only the least significant ten bits of DEC in register FDIVHIGHCFG; i.e. values equal or less than 1023<sub>D</sub>

## **Example**

The following **Table 11** shows some examples for achieved baud rates and their deviation from the target baud rate depending on the settings of INC and DEC in registers FDIVCFG and FDIVHIGHCFG, respectively.

Table 11 Baud Rate Deviation depending on INC / DEC

Target Baud Rate [kbit/s]	Kernel_Clk [MHz]	Kernel Period [µs]	INC	DEC	Achieved Baud Rate [kbit/s]	Deviation
100	100	0.01	2 <sub>D</sub>	997 <sub>D</sub>	100	0.00%
400	100	0.01	2 <sub>D</sub>	247 <sub>D</sub>	400	0.00%
3400	100	0.01	31 <sub>D</sub>	170 <sub>D</sub>	3399.1	-0.03%

Note: As described in the User's Manual (section Baudrate Generation), the actual baud rate depends on further factors and differs from these theoretical calculations. The final settings of INC and DEC for a given system should be optimized by measurements.



### <u>I2C\_TC.004</u> High speed mode: SCL clock ratio 1:2

The standard for the clock ratio of the I2C high speed mode is 1:2. The ratio is programed in the DEC/INC bit fields of the FDIVHIGHCFG register.

#### Recommendation

In order to achieve a 3.4 MHz frequency for high speed mode with the best deviation case for the 1:2 duty cycle ratio, DEC and INC have to be programmed with the following values. Note that not for every  $f_{baud1}/DEC/INC$  combination 0% deviation can be achieved.

Table 12 1:2 Duty Cycle Ratio

f <sub>baud1</sub> (MHz)	INC	DEC	f <sub>SCL</sub> (MHz)	Duty Cycle(%)
100	85	466	3.4	25.44
90	1	5	3.33	25.92
90	85	416	3.4	26.04
61	5	16	3.39	33.33

### **12C TC.005** Hold Time Start violation in Multi-Master Mode

The I2C Standard defines the parameter  $t_{\text{HD;STA}}$  (Hold Time (repeated) START condition) as 4.0 µs for Standard mode and 0.6 µs for Fast mode. After this period, the first clock pulse is generated.

The parameter  $t_{HD;STA}$  is represented in the Infineon TC2xx Data Sheets as  $t_7$  (Hold Time for the (repeated) START condition).

In a special situation this design step of the I2C module violates this timing specification by ~30% for Standard mode and by ~18,6% for Fast mode (min . 2.8  $\mu$ s instead 4.0  $\mu$ s for Standard mode and min. 0,488  $\mu$ s instead 0,6  $\mu$ s for Fast mode).

This occurs when data is written into TX FIFO, the I2C module is ready to start transmission and another master starts driving its startbit shortly before the I2C module starts driving. In this case the I2C Finite State Machine tries to win



arbitration by reloading approximately half period in baudrate generator, so next SCL clock edge of the I2C module comes earlier than defined by  $t_7$ .

## <u>IOM TC.002</u> Missed or spurious IOM events when pulse length exceeds Event Window counter range

When using the Logic Analyzer Module (LAM) of the IOM, if the 24-bit counter for the Event Window exceeds its maximum value (0xFFFFFF) it wraps around and starts counting again from 0x0.

If the Event Window is not inverted (LAMCFG.IVW =  $0_B$ ), for example for measuring long pulses, and the edge that generates an event comes after the counter exceeded its maximum value, the event will not be generated if the counter, due to the rollover, is again below the threshold value (LAMEWS.THR), outside of the Event Window.

As an additional side effect of the wraparound, spurious events may be generated when expecting an alarm only in case of pulses that are too short, if a pulse is longer than the counter can handle.

#### Workaround

Avoid measuring pulses longer than the Event Window counter range.

## IOM TC.003 Unexpected Event upon Kernel Reset

If a kernel reset (via bits RST in registers KRST0/1) is performed on the IOM, an unexpected event may be signalled to the SMU.

#### Workaround

Before triggering a kernel reset via software, set the alarm reaction in SMU to "No Action" to avoid reaction on the unexpected event.

TC29x, ES-BB, BB 161/315 Rel. 1.7, 2019-06-24

## <u>IOM\_TC.004</u> Write to IOM register space when IOM\_CLC.RMC > 1

If a clock divider value RMC > 1 is selected in register IOM\_CLC, more than one write access may be performed to the IOM register address space within one IOM clock cycle.

This will cause unpredictable effects on the internal state for the following scenarios where two (or even multiples of 2) write accesses are performed within one IOM clock cycle to the following register groups:

- · ECM registers ECMCCFG and/or ECMSELR, or
- ECM Event Trigger History registers ECMETH0 and/or ECMETH1, or
- FPC registers FPCESR, FPCCTRk and/or FPCTIMk, or
- LAM registers LAMCFGm and/or LAMEWSm.

Note: No problem will occur for read accesses.

#### Workaround

Set IOM\_CLC.RMC = 1 when configuring (writing to the registers of) the IOM. During runtime (not configuring IOM) IOM\_CLC.RMC > 1 is not an issue.

## miniMCDS\_TC.002 Incorrect nested interrupt trace indication

Note: This problem is only relevant for debugging (tracing).

The TriCore does not provide an indication that program code of Interrupt Service Routines is executed.

The miniMCDS reconstructs that information. The ISR bit of the TCXDCSTS register respectively of a generated DCU message is set when the TriCore starts to service an interrupt request.

The ISR bit is cleared with the first executed RFE (Return From Exception) instruction.

For nested Interrupts this is incorrect. It should be cleared with the last executed RFE instruction of the nested interrupts.

#### Workaround

No workaround possible.



## MSC\_TC.012 Increased Jitter for Data Frame Transmission in Repetition Mode with ABRA

When the MSC module is configured in repetition mode with ABRA active, command frames can be inserted at any time, starting at equidistant time reference points (TRPs).

The length of a command frame (including passive phase) is defined as follows:

cmd len = (1 + DSC.NBC + DSTE.PPCE + 2) x bit time<sup>1)</sup>

The time between two TRPs is defined in this context as

tframe len = number of bit times between 2 TRPs

Depending on the relation between cmd\_len and tframe, two specific scenarios can occur that lead to an increased jitter for data frame transmission:

### Scenario 1: cmd\_len = tframe\_len -1

If the length of the command frame (cmd\_len) is equal to the number of bit times between two TRPs minus 1 (tframe\_len - 1), then the data frame is not started at the next free TRP, but at the TRP when all passive time frames are finished (in equidistant raster).

This means there is an increased jitter for the equidistance of data frame starts, because there is a complete passive time frame sequence (NTPF) without any data frame transmission.

## Scenario 2: cmd\_len = tframe\_len

If the length of the command frame (cmd\_len) is equal to the number of bit times between two TRPs (tframe\_len), then the next data frame is started correctly at the next TRP, but the passive phase of this data frame will erroneously be increased by one bit time, also increasing the jitter for TRPs in repetition mode.

#### Workaround

Avoid the two length configurations for the command frame including its passive phase that are equal to the two scenarios described above:

TC29x, ES-BB, BB 163/315 Rel. 1.7, 2019-06-24

where DSC.NBC and DSTE.PPCE is the (decimal) contents of the respective bit fields in the corresponding registers



- cmd len = tframe len -1, or
- cmd\_len = tframe\_len.

## MSC TC.013 Missing Chip Select for Command Frame with Length zero

When the MSC module is configured in repetition mode, and the asynchronous ABRA mode is enabled, and the serial clock output FCL is in permanent mode (OCR.CLKCTRL =  $1_B$ ), then the following problem may occur for command frames with length zero:

If a command frame is started with zero bit length (DSC.NBC =  $000000_B$ ), then the transmission of one bit (selection bit SEL) is started, and a command interrupt is generated correctly. In some cases, however, the chip select signal for the command frame may not be generated.

#### Workaround

Configure the MSC module such that not all of the following settings are active at the same time:

- DSC.TM = 1<sub>B</sub> (data repetition mode enabled)
- OCR.CLKCTRL = 1<sub>B</sub> (FCL always active)
- DSC.NBC = 000000<sub>B</sub> (0 bits shifted during command frame transmission)
- ABC.ABB = 1<sub>B</sub> (asynchronous block active, not bypassed)

If one of the conditions listed above is not valid, then the problem cannot occur.

## MSC\_TC.014 Upstream Timeout Interrupt cannot be issued at Service Request Output SR4

When the watchdog timer (defined by USTE.USTOPRE and USTE.USTOVAL) of the upstream channel is decremented to zero the timeout flag (USTE.USTF) will be set and an interrupt should be issued at one of the 5 service request outputs. The pointer USCE.USTOIP directs the interrupt correctly to the service request lines 0,1,2,3, but if the alternate service request output SR4 is configured (USCE.UTASR =  $1_B$ ), then erroneously no interrupt occurs if the ABRA overflow interrupt is also directed to SR4 (i.e. ABC.OASR =  $1_B$ ).



#### Workaround

Do not use the alternate service request output SR4 (USCE.UTASR =  $1_B$ ) for the upstream timeout interrupt if the ABRA overflow interrupt is also directed to SR4 (i.e. ABC.OASR =  $1_B$ ).

Instead, select one of the service request outputs SR0..SR3 via the SR multiplexer for the upstream timeout interrupt (USCE.UTASR =  $0_B$ ).

## MSC\_TC.015 Emergency Stop not effective at Injected Bit Positions in Downstream Frame

Before a data frame on the downstream channel is started, the configured data bits are loaded into the shift register (SRL, SRH).

If an emergency stop condition is active (signal EMGSTOPMSC = 1) during the load operation, all SRL[x] /SRH[y] bits that are enabled for the emergency stop feature in register ESR/ESRE are loaded directly with the corresponding bits of the downstream data registers DD/DDE.

However, the emergency stop feature is not effective for bits that are enabled in addition for an external injection (DSCE.INJENP0/1 =1, position defined by DSCE.INJPOS0/1). This means the injection feature will not be overruled by the emergency stop feature.

#### Workaround

Do not enable the same data bits with DSCE.INJPOS0/1 for injection and with ESR/ESRE for emergency stop.

Or disable injection via software when an emergency stop condition has occurred.

## MSC\_TC.016 MSC Spikes on Data and Enable Signals

A potential problem has been identified originating in the MSC ABRA block and involving the strongest output pad driver settings.

The following application settings might lead to spikes visible on the pins:


ABRA block active

 MPRss, MP+ss or MPss pads (Speed Grade 0) used for the enable signals FNx

### Description

The ABRA block of the MSC generates spikes in the serial output data (SO) and enable (EN0 to EN3) signals, that under some worst case conditions might become visible at the output of the corresponding pins.

The spikes would appear as shown in **Figure 5**, within the normal signal transition timing intervals, as defined with the data sheet timings t44 (SOPx output delay) and t45 (ENx output delay). The spikes would not cause violation of the timings.



MSC\_Spikes\_3.vsd

Figure 5 Theoretical Example for MSC Spike Scenario

Each MSC module instance (MSC0, MSC1 ...) of each device (TC26x, TC27x, TC29x) shows specific behavior regarding the width of the spikes, depending on the on-chip synthesis of the particular instance.

The data signals are sampled with the latching edge, and the spikes may appear around the shift edge. Therefore, this effect is considered to be important only for the enable signals ENx, not for the data signals, therefore in the rest of this document only the ENx signals are being considered. The spikes could appear only on the single ended pads, not on the differential LVDS pads. Additionally, risk exists for MP+ss and MPss pads only for generating positive



spikes (00100), not for negative (11011) spikes. For MPRss pads risk exists for both positive and negative spikes.

#### Workaround

- If possible, do not use the ABRA block. If the block is bypassed, there is no risk of spikes
- When using the ABRA block, follow these guidelines:
  - Never use the MPRss (strong sharp) pad setting. These are the fastest pads with the strongest driver setting. MPR pad is used for MSC0 on the port P11.2 for EN1 signal. For this use-case, the risk of spikes is the highest
  - Avoid using the MP+ss or MPss pads with MSC instances which are not listed as spike-safe. See the Table 13 below for spike-safe MSC instances

The **Table 13** shows the MSC spike-safe and not-safe instances, using the following convention:

- "safe" instances are safe for:
  - MP+ss and MPss pad setting with 5V and 3.3V pad supply
- "3.3V safe" instances are safe for:
  - all pad types with strong-sharp driver strength supplied with 3.3V, but not with 5V supply, except the MPR pad type.
- "not safe" instances are not safe with strong sharp pad setting, neither with
   5V, nor with 3.3V supply
- all pad settings slower than strong sharp: strong-medium and medium of all pad types for all MSC instances are always safe, as well as the MP+ss and MPss settings for negative spikes

Table 13 Spike-Safe MSC Instances for Strong Sharp Pad Setting

Device (investigated)	Step	MSC0	MSC1	MSC2
TC26x all devices	ВВ	safe	3.3V safe	n.a.
TC27x Standard Variants	ВС	not safe	not safe	n.a.
TC27x ED	ВС	not safe	not safe	n.a.
TC27x Standard Variants	CA	safe	not safe	n.a.
TC27x ED	CA	safe	3.3V safe	n.a.



Table 13 Spike-Safe MSC Instances for Strong Sharp Pad Setting

Device (investigated)	Step	MSC0	MSC1	MSC2
TC27x Standard Variants	DB	3.3V safe	3.3V safe	n.a.
TC27x ED	DB	not safe	not safe	n.a.
TC29x Standard Variants	ВВ	not safe	not safe	not safe
TC29x ED, ADAS and extended SRAM types	ВВ	safe	not safe	not safe

### MTU TC.005 Access to MCx ECCD and MCx ETRRi while MBIST disabled

It is possible to access the memory controller registers  $MCx\_ECCD$  and  $MCx\_ETRRi$  without the need of the MBIST mode being enabled (i.e. without  $MTU\_MEMTEST.MEMxEN = 1_B$ ). This may be used to avoid a complete SRAM initialization on certain security relevant SRAMs.

However, when a MBIST controller is disabled (MTU\_MEMTEST.MEMXEN =  $0_B$ ), there is an inevitable corner case that causes the value read/written from/to registers MCx\_ECCD and MCx\_ETRRi of a disabled MBIST controller to be wrong. There is also a possibility that an SPB error is triggered when accessing the MCx\_ECCD and MCx\_ETRRi registers if other masters concurrently use the SPB bus in this situation.

Note: No workaround is required to access the registers of an enabled MBIST controller.

#### Workaround

When MBIST mode is disabled (MTU\_MEMTEST.MEMXEN =  $0_B$ ) for a MBIST controller.

- ensure that the module kernel clock is enabled for the access to MCx ECCD and MCx ETRRi,
- and perform a dummy write to MCx\_ECCD with value 780F<sub>H</sub> before any read/write access to MCx\_ECCD or MCx\_ETRRi.

Note: The module kernel clock (of the module in which the SRAM is present) does not need to be enabled if it can be ensured that no concurrent SPB bus accesses by other masters (CPU, DMA, HSM, debugger, ...) to other



modules are performed during the MCx\_ECCD/ETRRi access while the module kernel clock is disabled.

The module kernel clock is enabled under the following conditions:

- For CPU memories, the clock is enabled after reset (for CPUx with x>0 even when CPUx is still in BOOT-HALT mode), when the CPU is not explicitly put into IDLE mode by software.
- 2. For SRAMs in peripherals, the module kernel clock is enabled when the module clock is enabled via the CLC register.

The value  $780F_{\rm H}$  has been chosen as an example based on the following use cases and assumptions:

- If error reporting is turned on (i.e. notification enable bits \*ENE are set), it
  does not disturb the system to write back 780F<sub>H</sub> to register ECCD (write back
  of reset values, write to read-only bits and write of 1<sub>B</sub> to error indication bits
  has no effect).
- If error reporting is turned off (i.e. notification enable bits \*ENE are cleared), write back of 780F<sub>H</sub> to register ECCD may trigger SMU alarms (if SMU is configured). It is assumed that the corresponding errors are already known by the system since error reporting had previously been deactivated.

## MTU\_TC.006 Bus error generation upon access to non-existing MBIST registers

Access to non-existing addresses in the MTU Memory Control register block might not deliver a bus error in all cases.

## **Example:**

The number of Error Tracking Registers (ETRR) is 1 for all memory controllers, except for Data/Program Scratch Pad RAM (DSPR/PSPR) with 5 ETRR registers and Data/Program Cache Tag SRAM (DTAG/PTAG) with 2 ETRR registers.

This means that for all modules except D/PSPR and D/PTAG, no bus error will be generated for an access to addresses > 0x12 + 0x2 within the respective memory controller.



For D/PSPR, no bus error is generated for an access to addresses > 0x12 + 0xA, and for D/PTAG for addresses > 0x12 + 0x4 within the respective memory controller.

### MTU TC.011 MBIST Bitmap not working for w0 - r1

The simple test case of writing all 0 and checking for 1 should return a full bitmap.

However, in this device step, only one (the last) address of the SRAM is returned.

#### Workaround

Use the reverse test w1 - r0, which is working as expected and returns the full bitmap.

## MTU\_TC.012 Security of CPU Cache Memories During Runtime is Limited

MTU chapter "Security Applications" in the User's Manual describes that selected memories with potentially security relevant content are initialized under certain conditions to prevent reading of their data or supplying manipulated data.

The description is correct, but the initialization of CPU cache and cache tag memories triggered by MBIST enable/disable and when mapping/un-mapping these memories to/from system address space using MEMMAP register is of limited value:

- These memories stay functional as cache in the address mapped state.
   Therefore software can enable address mapping and afterwards watch cache usage of the application (this is a debug feature). Even manipulation of the cache content is feasible.
- It is possible to abort an ongoing memory initialization.

The security of memory initialization during startup is not affected. Also protection of FSI0 and HSM memories is not limited.

TC29x, ES-BB, BB 170/315 Rel. 1.7, 2019-06-24



#### Workaround

Handle security relevant data exclusively inside HSM. Protect the application code by locking external access (e.g. lock debug interface, prevent boot via serial interface). Consider validation of application code by HSM secure boot.

## <u>MultiCAN Al.047</u> Transmit Frame Corruption after Protocol Exception (CAN FD only)

#### Incorrect behaviour:

It is observed that the MultiCAN+ transmits a corrupted frame after a protocol exception event (An FD enabled receiver shall detect a protocol exception event when it detects the RES bit to be recessive instead of the expected dominant value).

The transmit frame corruption happens under the following conditions:

A MultiCAN+ node starts transmitting a CAN FD frame and it looses arbitration and hence becomes a receiver. During the reception of RES bit a protocol exception event occurs and the node enters bus integration state as expected. After bus integration is done, the node starts the re-transmission of frame which was cancelled previously because of an arbitration loss. However it is observed that the frame being transmitted is corrupt. The ID as well as the data field will be falsified.

#### Correct behaviour:

In case of a protocol exception event the node becoming the receiver is transmitting the message saved properly.

#### Workaround:

None. The frame can be detected by the fact that the contents of DATAL can be found in the arbitration field.



## OCDS\_TC.038 Disconnecting a debugger without device reset ("hot detach") may require reading of OCS registers

If a debugger disconnects, it should activate at least the Debug Reset. This will reset all the main OCDS resources like CPUs, Cerberus, etc. However for peripherals having a BPI interface, there is the following issue: The Debug Reset is implemented as a synchronous clear on this level. If the OCDS registers are not clocked (e.g. for power saving reasons), the effect of this synchronous clear will be delayed to the next activation of the clock.

In general this will be more a theoretical problem. It's very unlikely that there is a use case, where a hot detach is required and critical OCDS resources of peripherals were used before. In nearly all cases this effect is invisible for a user, since any register access of the peripheral will generate the clock cycles which are required for the synchronous clear.

#### Workaround

In case of a hot detach, a tool should - after the Debug Reset activation - read the OCS registers of all peripherals where it used critical OCDS resources. These reads will initiate the required peripheral kernel clocks for the synchronous clear of the OCDS resources.

## OCDS TC.040 DAP turn\_off to JTAG telegram not working properly

In case of an unsolicited PORST, a JTAG tool will usually not be able to activate the  $\overline{\text{TRST}}$  pin as well and by this enable the JTAG interface again after this PORST is released. So the device interface is in DAP mode and not in JTAG mode afterwards.

For this situation the DAP telegram turn\_off to JTAG exists, which is JTAG compliant in the sense, that it is a valid and uncritical JTAG TMS control pattern.

The erratum is that the telegram can't be used directly after a PORST, but requires a dapisc telegram before. This is no problem for DAP tools, but it requires a workaround for JTAG tools.

Please note that this behavior is still much more robust than regular JTAG behavior, where the JTAG operation of the device is completely uncontrolled



(e.g. boundary scan enabled), when the tool continues to communicate without noticing that an unsolicited PORST occurred.

#### Workaround A

Use DAP instead of JTAG.

#### Workaround B

Recover with another PORST controlled by the JTAG tool.

#### Workaround C

A fast tool hardware can automatically activate TRST when a PORST is sensed. However this does not work e.g. for the TriBoard since there is a level shifter between OCDS L1 connector and device.

#### Workaround D

Apply an extended TMS pattern, which includes the dapisc telegram

- 1. Make sure that the JTAG interface is NOT enabled.
  - Trying to read the JTAG ID with the robust sequence JTAG TAP reset followed by a DR scan.
  - If the device is in DAP mode this request is ignored because it is an invalid telegram.
- Make sure that the device is in the DAP state `waiting for start bit`.
  Apply 64 clock cycles with TMS low to potentially drive the DAP module through a CRC error recovery.
- 3. Apply dapisc telegram with a specific DAPISC.MODE value The DAPISC.MODE value is chosen that the reply telegram is output on TDO (DAP2).
  - The complete dapisc TMS pattern are the 66 bits 2A4ABBAF530F20C23 $_{\rm H}$ , output with LSB first.
  - This pattern has to be followed by 30 or more clocks with TMS low (device responds on TDO).
- Apply turn\_off to JTAG telegram
   The complete turn\_off to JTAG TMS pattern are the 56 bits FFFF0F8FCEF83F<sub>H</sub>, output with LSB first.



After this the JTAG TAP controller is in reset state and JTAG communication can be started.

## OCDS TC.042 OTGS capture registers can miss single clock cycle triggers

The Cerberus OTGS capture registers (TCTL, TCCB, TCCH, TCIP, TCTGB, TCM) can fail to capture a trigger if the trigger is of single clock cycle duration and arrives in the same cycle as the same trigger register is being read by the bus.

#### Workaround

Avoid polling of OTGS capture registers while the system is running.

If polling while running can't be avoided use TLCCx counters for capturing critical Trigger Lines.

## OCDS\_TC.043 Read-Modify-Write Bus Transactions to Cerberus Registers

During read-modify-write (RMW) bus transactions to writable registers in the Cerberus (CBS), the target register is incorrectly updated with an undefined value during the Read-part. The correct value is always returned to the bus master for the Read-part, and the correct value is written to the register when the Write-part completes. But the register may contain an undefined value for a number of clock cycles between the Read-part and the Write-part.

The bus master (CPU) will see the RMW complete normally, but any logic driven by the hardware register's writable bits may be unexpectedly toggled.

This effects all registers that can be written by the SPB (using the FPI protocol) in the CBS block. It does not effect external access from the tool via JTAG/DAP.

#### Workaround

Do not use RMW bus operations targeting the CBS registers.

TC29x, ES-BB, BB 174/315 Rel. 1.7, 2019-06-24



### PADS\_TC.012 Pull-ups activate on specific analog inputs upon PORST

If HWCFG[6] = 1 or PMSWCR0.TRISTREQ = 0, respectively, the following analog inputs in the  $V_{DDM}$  domain:

- analog inputs overlaid with general purpose inputs (class S pads) on all pins of P40,
- analog inputs (class D pads) of channels with multiplexer diagnostics<sup>1)</sup>,
   will activate internal pull-ups during cold or warm PORST.

When PORST is deasserted and the internal circuitry is reset, the inputs mentioned above will be released to tri-state mode.

Note: This behavior differs from the description in the "Ports" chapter of the User's Manual (P40 always in tri-state mode during PORST) and the Data Sheet (corresponding pins marked with symbol "HighZ" in columns for buffer/pad type of the pin definition tables).

## <u>PLL\_ERAY\_TC.001</u> PLL\_ERAY Initialization after Cold Power-up or Wake-up from Standby mode

When the PLL\_ERAY is configured by the application software after cold power-on reset or wake-up from Standby mode, it may not always reach the intended target frequency (either lock at a lower frequency, or go into unlock state), in particular at high temperature.

#### Workaround

The following code sequence, executed after power-on reset or wake-up from Standby mode and before initializing the PLL\_ERAY, avoids the problem:

```
SCU_PLLERAYCONO.B.PLLPWD = 0; // set PLL_ERAY to power saving mode wait(10); // wait 10µs
SCU_PLLERAYCONO.B.PLLPWD = 1; // set PLL_ERAY to normal behavior
```

TC29x, ES-BB, BB 175/315 Rel. 1.7, 2019-06-24

These channels are explicitly marked with (MD) in table "Analog Connections in the TC2yx" in the AURIX™ TC2yx User's Manual.



... // initialize PLL\_ERAY

## <u>PLL TC.005</u> PLL Initialization after Cold Power-up or Wake-up from Standby mode

When the system PLL is configured by the application software after cold power-on reset or wake-up from Standby mode, it may not always reach the intended target frequency (either lock at a lower frequency, or go into unlock state), in particular at high temperature.

#### Workaround

The following code sequence, executed after power-on reset or wake-up from Standby mode and before initializing the system PLL, avoids the problem:

Note: For devices with PLL\_ERAY, see also problem PLL\_ERAY\_TC.001

## PORTS\_TC.002 Behavior of P21 Port Pins upon Power-on Reset

The following problem affects port pins with LVDSH RX pads. For TC29x, these are P21.[3:0].

As specified, port pins P21.[3:0] are switched to non-LVDS input mode during cold and warm Power-on Reset.

However, in addition the 100 Ohm receiver internal termination between P21.0 and P21.1 or P21.2 and P21.3 is switched on during Power-on Reset.

While no application impact is expected if P21.[3:0] will be used in LVDS mode, this behavior needs to be considered if one or more pins of P21.[3:0] will be used in non-LVDS mode.

TC29x, ES-BB, BB 176/315 Rel. 1.7, 2019-06-24



If non-LVDS mode with 100 Ohm receiver internal termination is active during Power-on reset, a max. current of 5 mA is allowed without damaging the device (defining the stress for the 100 Ohm receiver internal termination).

Note: After power-on reset, the 100 Ohm receiver internal termination is only active if the corresponding bits  $RX\_DIS = 0_B$  and  $TERM = 1_B$  in register  $P21\_LPCR0$  or  $P21\_LPCR1$ , respectively.

## **QSPI\_TC.006** Baud rate error detection in slave mode (error indication in current frame)

According to the specification, a baud rate error is detected if the incoming shift clock supplied by the master has less than half or more than double the expected baud rate (determined by bit field GLOBALCON.TQ).

However, in this design step, a baud rate error is detected not only if the incoming shift clock has less than half the expected baud rate (as specified), but also already when the incoming shift clock is somewhat (i.e. less than double) higher than the expected baud rate.

In this case, the baud rate error is indicated in the current frame.

#### Workaround

It is recommended not to rely on the baud rate error detection feature, and not to use the corresponding automatic reset enable feature (i.e. keep  $GLOBALCON.AREN=0_B$ ).

The baud rate error detection feature in slave mode is of conceptually limited use and is not related to data integrity. Data integrity can be ensured e.g. by parity, CRC, etc., while clocking problems of an AURIX™ master are detected by mechanisms implemented in the master.

Protection against the effects of high frequency glitches is provided by the spike detection feature in slave mode.

TC29x, ES-BB, BB 177/315 Rel. 1.7, 2019-06-24



## RESET\_TC.005 Indication of Power Fail Events in SCU\_RSTSTAT

In case of consecutive cold resets triggered by EVR13, EVR33 or SWD power fail events, then only the last power fail event is registered in register SCU\_RSTSTAT. It is not possible to distinguish individually between EVR13, EVR33 or SWD power fail events from RSTSTAT information.

#### Workaround

In case any power fail reset indication bit is set among EVR13, EVR33 or SWD power fail events in register SCU\_RSTSTAT, it has to be assumed that all power fail events may have happened before.

### SMU TC.005 Unexpected/Incorrect Reset caused by SMU Alarms

A sporadic problem, resulting in generation of unexpected/incorrect resets upon any SMU alarm may occur if at least one alarm is configured to cause a reset.

The probability of occurrence depends on the device version.

Note: No problem will occur if (at least) one of the following conditions is true:

- all alarms are configured to cause a reset, i.e. all alarm codes in registers SMU\_AGnCFx = 0x6, or
- all alarms are configured to NOT cause a reset, i.e. all alarm codes in registers SMU\_AGnCFx ≠ 0x6, or
- the reset request from SMU to SCU is suppressed, i.e. bit field  $SCU\_RSTCON.SMU = 00_B$ , or
- the device is clocked with the back-up clock  $f_{BACK}$  as clock source

## **Problem Description**

The SMU collects all the error flags (called alarms) from all the hardware monitors (safety mechanisms) defined by the safety concept. An internal state machine scans the alarm inputs organized into alarm groups in a defined linear sequence, and triggers the actions (reset, NMI, etc.) selected for each alarm.

If at least one alarm (of any group) is configured to cause a reset (SMU\_AGnCFx = 0x6), and at least one other alarm is configured to NOT cause a reset (SMU\_AGnCFx  $\neq$  0x6), it may happen that upon an alarm a



wrong combination of alarm group/index is internally present for less than one clock cycle. If this intermediate group/index combination matches an alarm configured for reset, a spike on the reset request line to the SCU may occur.

In case the reset request is not suppressed in the SCU (SCU\_RSTCON.SMU  $\neq$  00<sub>B</sub>), the following problems may occur, depending on whether the request issued by the SMU to the SCU is configured to cause a System Reset or an Application Reset.

## Case 1: Reset configured as System Reset (SCU\_RSTCON.SMU = 01<sub>B</sub>)

Upon any SMU alarm, an unexpected System Reset may be performed, although the corresponding active alarm identified during the current alarm scan sequence was configured for a different action. Bit SCU\_RSTSTAT.SMU is not set in this case, i.e. this effect can e.g. be used by SW to identify the problematic case after the restart from this System Reset.

The predefined shutdown sequence to achieve a stable state before the reset is internally applied is not correctly executed. Bits CSSx (CPUx Safe State Reached) in register SCU\_RSTCON2 keep their old values, i.e. they can not be used to identify this situation.

For further effects resulting from this unexpected reset see section **Additional Effects** below.

## Case 2: Reset configured as Application Reset (SCU\_RSTCON.SMU = $10_B$ )

Upon any alarm, the configured action (e.g. NMI) is performed correctly, although the wrong group/index combination (causing the spike) was temporarily present. In contrast to Case 1, no unexpected (Application) Reset is executed, and bit SCU\_RSTSTAT.SMU will not be set in this case.

However, upon any following event (from SMU or other source) configured to cause an Application/System or warm Power-on Reset, the predefined shutdown sequence to achieve a stable state before the reset is internally applied is not correctly executed. Bits SCU\_RSTCON2.CSSx of not halted CPUs are cleared to  $0_{\rm B}$  (CPUx safe state not achieved prior to last reset). This effect can e.g. be used by SW to identify the problematic case after restart from this reset.



For further effects resulting from this (intended) reset see section **Additional Effects** below.

#### Additional Effects

 As the shutdown sequence to sequentially bring the CPUs into halt state is not executed properly prior to the reset, the difference in I<sub>DD</sub> supply current between active and reset state ("current jump") is increased as shown in the following table:

Table 14 I<sub>DD</sub> Current Difference caused by Reset [values in mA]

Device (real / max power pattern)	Step	I <sub>DD</sub> <sup>1)</sup>	I <sub>DDPORST</sub> (150°C) <sup>1)</sup>	Largest I <sub>DD</sub> Jump without correct Shutdown Sequence <sup>2)</sup>	Largest I <sub>DD</sub> Jump with correct Shutdown Sequence <sup>3)</sup>
TC29xED (real)	BB	656	290	366	~220
TC29xED (max)	BB	900	290	610@1.43V 630@1.485V	~270
TC29x (real)	BB	567	220	347	~200
TC29x (max)	BB	800	220	580@1.43V 600@1.485V	~240

<sup>1)</sup> Values for  $I_{DD}$  and  $I_{DDPORST}$  are taken from corresponding product Data Sheet. For ED devices, values are calculated for use case without MCDS.

#### Recommendations:

- In case external core voltage (V<sub>DD</sub>) regulator is used, the corresponding load transient response shall be limited within the bounds of operating conditions. In case of overshoots beyond operating conditions, it should be ensured that absolute maximum ratings are met.
- In case internal EVR13 core voltage regulator is used, the corresponding SMPS regulator load transient response (see specification of dVout/dlout in Data Sheet) shall be considered.

<sup>2)</sup> Calculated from  $I_{DD}$  -  $I_{DDPORST}$ 

<sup>3)</sup> Typical value



- The duration of the ESR0 pulse to indicate the reset may be shortened to ~2 μs upon Application Reset / ~13 μs upon System Reset in default configuration.
  - To compensate for this effect, increase the value of the Flash Config Sector setting "ESR0CNT" which is copied by Boot Code into FLASH0\_PROCOND.ESR0CNT on a cold power-on reset. Increasing the value for ESR0CNT by 0x8 extends the ESR0 pulse by 8 \* 10 μs.
- In case a Data Flash (EEPROM) write access is active when the reset is finally executed, data integrity for the selected word line cannot be guaranteed.
  - In general, robust adequate counter measures should be implemented in the EEPROM emulation software, e.g. as in Infineon's MCAL FEE driver.
- In case an SRAM write access is active when the reset is finally executed:
  - Multi-cycle or unaligned write accesses to SRAMs may not be completed, i.e. they may only write part of their data. Note: In almost all cases a misaligned 32-bit write to <u>local</u> DSPR is still a single-cycle access. The only exception is the case where a mis-aligned access using Circular Addressing mode wraps at the limit (top/bottom) of the circular buffer. A 32-bit access to SRI is single-cycle if naturally aligned, multi-cycle if misaligned.
    - A 64-bit write to <u>local</u> DSPR is usually a single-cycle access. Exception is with circular addressing mode wrapping as above. A 64-bit access to SRI is single-cycle if naturally aligned, multi-cycle if mis-aligned or targeting the FPI.
  - Write bursts on busses may transfer only part of their data. Note: For the CPUs burst writes occur as a result of one of the following: - Certain misaligned 64-bit writes (others result in sequence of single transactions)
    - CSA related instructions / events: CALL{A,I}, FCALL{A,I}, SVLCX, BISR, Interrupts, Traps (local DSPR only allowed for TC1.6E, local DSPR or bus for TC1.6P)
    - Context Store instructions: STLCX, STUCX (local DSPR only allowed for TC1.6E, local DSPR or bus for TC1.6P)



- Cache line writeback to SRI for TC1.6P if cache line contains dirty data and is evicted from cache.
- Example: In case of a 32-bit write that is 16-bit aligned only the first 16 bits might be written before the reset hits. Post-reset reads from this (unaligned) address will read scrambled 32-bit data (16-bit old, 16-bit new).

Note: Data integrity for single-cycle write accesses is not affected!

## **Example for Critical Scenario**

The problem has been reproduced with the following test scenario:

- Preconditions:
  - Configure Recovery Timer 1 alarm (AG2[30]) to generate a reset
  - Configure SCU to generate System Reset upon SMU reset request
  - Configure AG2[21] (EDC Address phase error) and AG3[30] (SRI Bus error event) to generate e.g. NMI or No Action
  - Force an SRI address error (set CPUx\_SEGEN = 0x80000001, read from LMU (0xB0000000))
- · Expected result:
  - Alarm AG2[21] (EDC Address phase error) and AG3[30] (SRI Bus error event) are raised almost in parallel
  - Alarm scanning state machine writes AG2[21] and AG3[30] to group/index registers to activate their configured action.
- Error situation:
  - AG3[30] is identified first and group 3, index 30 are written to internal registers
  - AG2[21] is next identified alarm and shall be written as next pair.
  - When writing this second pair of group/index, the combination AG2[30] (i.e. new group, but old index value!) appears for short time and triggers the alarm action for this combination AG2[30] =>> unexpected reset trigger generated, leading to incorrect System Reset.

#### Workaround 1

Configure all alarms that should cause a reset to cause an NMI instead. In the NMI trap routine, software may trigger the intended reset via register



SCU\_SWRSTCON. The reset type (System or Application Reset) is selected in bit field SCU\_RSTCON.SW.

#### Workaround 2

Configure all alarms that should cause a reset to trigger the FSP Error Pin instead. The signal on this pin may be used to directly assert an ESRx/PORST reset.

#### Workaround 3

If an incorrect reset has been identified - either via bit SCU\_RSTSTAT.SMU (case 1) or bits SCU\_RSTCON2.CSSx (case 2) - appropriate measures have to be taken to ensure memory integrity. E.g. perform a system initialization as after a cold power-on reset.

## SMU\_TC.006 OCDS Trigger Bus OTGB during Application Reset

The SMU provides an alarm trigger and trace interface (Trigger Set TS16\_SMU) using the OCDS Trigger Bus OTGB.

While the Application Reset is active, the SMU outputs the reset state of the OTGB interface instead of TS16\_SMU.

This OTGB interface reset state is identical to TS16\_SMU when no alarm is active.

After the Application Reset TS16\_SMU is output again.

#### Workaround

Just ignore the phase in the OTGB trace where an alarm seems to become inactive while the Application Reset is active.

# SMU\_TC.007 Size and Position of Field ACNT in Register SMU\_AFCNT

Note: This erratum might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.



In the SMU chapter of the User's Manual, in the description of register SMU\_AFCNT (Alarm and Fault Counter),

- Size and position of field ACNT (Alarm Counter) are incorrectly described as SMU\_AFCNT.[15:8], and
- Bits SMU AFCNT.[7:4] are incorrectly shown as "Reserved; read as 0".

The **correct** size and position of field ACNT (Alarm Counter) in register SMU\_AFCNT is SMU\_AFCNT.[15:4], as shown in the following Table 15. The position of the "Reserved" bits is aligned accordingly.

Table 15 Field ACNT in Register SMU\_AFCNT - Correction

Field	Bits	Type	Description
ACNT	[15:4]	rh	Alarm Counter
			This field is incremented by hardware when the SMU processes an <b>internal</b> action related to an alarm event (see Figure " <b>Alarm operation</b> "). The counter value holds if the maximum value is reached.
0	[29:16]	r	Reserved
			Read as 0; should be written with 0.

Note: The other fields (ACO, FCO, FCNT) of register SMU\_AFCNT are correctly described in the User's Manual.

## SMU TC.008 Behavior of Action Counter ACNT

Register SMU\_AFCNT (Alarm and Fault Counter) implements a Fault Counter (FCNT) that counts the number of transitions from the RUN state to the FAULT state. Register AFCNT is only reset by a power-on-reset.

Whenever a pending alarm event is processed, the corresponding status bit is set to  $1_B$  by hardware in the Alarm Status register AG<x>.

If an internal SMU action is configured for this alarm, the Action Counter (ACNT) in register AFCNT is incremented anytime the SMU processes this internal action.



#### **Corner Case**

In this device step, some of the alarm signals may increment the Action Counter ACNT multiple times for a single alarm event.

#### Workaround

Do not rely on the value in the action counter ACNT.

# SMU\_TC.010 Transfer to SMU\_AD register not triggered correctly

## **Background**

The SMU contains Alarm Debug registers which can be used for diagnostic purposes. If an alarm which is configured to generate a reset (application or system reset) is sent to the SMU, a copy of the Alarm Status registers – AGi – into the Alarm Debug registers – ADi – is automatically triggered.

The AGi are reset by Application reset while the ADi are reset only by power-on reset.

#### **Corner Case**

In the case that a first SMU alarm AGi[j] generates a reset request, and a second alarm AGx[y] (where x=i and y=j is possible) configured for a reset occurs a few cycles before the reset is actually executed, then the reset values of the AGi registers will be transferred to the ADi register.

In this case, the ADi registers will not reflect the root cause that lead to a SMU alarm/reset.

Note: This corner case will always be met for level alarms.

# **SMU\_TC.012** Unexpected alarms when registers FSP or RTC are written

Due to a synchronization issue, ALM3[27] is sporadically triggered if the PRE2 field of register FSP is written while the SMU is configured in Time Switching protocol (FSP.MODE =  $10_B$ ) and FSP[0] is toggling with a defined  $T_{SMU\_FFS}$  period.



Also, ALM3[27] is sporadically triggered if the PRE1 or TFSP\_HIGH fields of register FSP are written while the SMU is in the Fault State and  $T_{FSP\_FS}$  has not yet been reached (STS.FSTS=0<sub>B</sub>) (regardless of the FSP.MODE configuration).

In addition, an unexpected ALM2[29] or ALM2[30] is sporadically triggered if field FSP.PRE1 or RTC.RTD is written, and at least one recovery timer is running based on a defined  $T_{SMU\_FS}$  period (regardless of the FSP.MODE configuration).

The alarms can only be cleared with cold or warm Power-On reset.

## Workaround

To avoid unexpected alarms, perform the configuration of the PRE1, PRE2 or TFSP\_HIGH fields only when the SMU is not in the Fault State and FSP is in Bi-stable protocol mode (FSP.MODE =  $00_B$ ). Mode switching and configuration shall not be done with the same write access to register FSP.

This means that in the Fault Free State:

- before writing to PRE1, PRE2 or TFSP\_HIGH while Time Switching protocol is enabled:
  - disable Time Switching protocol by setting FSP in Bi-stable protocol mode (FSP.MODE = 00<sub>B</sub>);
  - wait until Bi-stable protocol mode is active (read back register FSP twice);
  - write desired value to PRE1, PRE2 or TFSP\_HIGH;
  - then switch FSP.MODE to the desired protocol (optional step).
- If the mode shall be changed after writing to PRE1, PRE2 or TFSP\_HIGH while in Bi-Stable protocol mode (FSP.MODE = 00<sub>B</sub>):
  - write desired value to PRE1, PRE2 or TFSP\_HIGH;
  - then switch FSP.MODE to Time Switching protocol.

If field FSP.PRE1 or RTC.RTD shall be written, make sure no recovery timer is running. It is not allowed to write to the PRE1 or RTD field when at least one recovery timer is running (indicated by bits RTS0 and RTS1 in the STS register).



# 3 Deviations from Electrical- and Timing Specification

## ADC TC.P011 Leakage current for ADC reference pins VAREF, VAGND

The values of the leakage current for the VADC reference pins ( $I_{OZ2}$  at VAREF and  $I_{OZ3}$  at VAGND) need to be slightly corrected as shown in the tables below (changes marked in **bold**).

As a result, the adjusted numbers provide a coherent picture for the members of the AURIX™ family while ensuring a stable production.

Table 16 Leakage Current for TC29x VADC Reference Pins - V<sub>DDM</sub> = 4.5 V to 5.5 V

Parameter	Symbol	Values	Values			Note / Test Condition
		Min.	Тур.	Max.		
Positive I <sub>OZ</sub> reference	I <sub>OZ2</sub> CC	-7	-	7	μA	$V_{AREF} > V_{DDM};$ $T_J > 150$ °C
VAREF2 pin		-4	-	4	μΑ	$V_{AREF} > V_{DDM};$ $T_{J} \le 150^{\circ}C$
leakage <sup>1)</sup>		-1 instead of -2	-	4 instead of 3	μΑ	$V_{AREF} \le V_{DDM};$ $T_{J} > 150^{\circ}C$
		-1	-	2 instead of 1	μΑ	$V_{AREF} \le V_{DDM};$ $T_{J} \le 150^{\circ}C$

TC29x, ES-BB, BB 187/315 Rel. 1.7, 2019-06-24



Table 16 Leakage Current for TC29x VADC Reference Pins - V<sub>DDM</sub> = 4.5 V to 5.5 V (cont'd)

Parameter	Symbol	Symbol Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Negative reference VAGND2	I <sub>OZ3</sub> CC	-17 instead of -13	-	7 instead of 13	μΑ	$V_{AGND} < V_{SSM};$ $T_J > 150$ °C
pin leakage <sup>2)</sup>		-8 instead of -7	-	7	μΑ	$V_{AGND} < V_{SSM};$ $T_J \le 150$ °C
		-5 instead of -4.5	-	1 instead of 2.5	μΑ	$V_{AGND} \ge V_{SSM};$ $T_J > 150$ °C
		-3 instead of -2.5	-	1	μΑ	$V_{AGND} \ge V_{SSM};$ $T_J \le 150^{\circ}C$

<sup>1)</sup> For TC290 (bare die version), the VADC positive reference VAREF leakage current is the sum of the leakage currents on pads VAREF2, VAREF3, VAREF4.

TC29x, ES-BB, BB 188/315 Rel. 1.7, 2019-06-24

<sup>2)</sup> For TC290 (bare die version), the VADC negative reference VAGND leakage current is the sum of the leakage currents on pads VAGND2, VAGND3, VAGND4.



Table 17 Leakage Current for TC29x VADC Reference Pins - V<sub>DDM</sub> = 2.97 V to 4.5 V

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Positive reference VAREF2	I <sub>OZ2</sub> CC	-2 instead of -6	-	6	μΑ	$V_{AREF} > V_{DDM};$ $T_{J} > 150^{\circ}C$
pin leakage <sup>1)</sup>		-3.5	-	3.5	μΑ	$V_{AREF} > V_{DDM};$ $T_{J} \le 150^{\circ}C$
		<b>-1</b> instead of -2	-	3 instead of 2.5	μΑ	$V_{AREF} \le V_{DDM};$ $T_{J} > 150^{\circ}C$
		-1	-	2 instead of 1	μΑ	$V_{AREF} \le V_{DDM};$ $T_{J} \le 150^{\circ}C$
Negative reference VAGND2	I <sub>OZ3</sub> CC	-12	-	6 instead of 12	μΑ	$V_{AGND} < V_{SSM};$ $T_{J} > 150^{\circ}C$
pin leakage <sup>2)</sup>		-6.5	-	6.5	μΑ	$V_{AGND} < V_{SSM};$ $T_J \le 150^{\circ}C$
		<b>-3.5</b> instead of -2.2	-	1 instead of 2	μΑ	$V_{AGND} \ge V_{SSM};$ $T_{J} > 150^{\circ}C$
		-2 instead of -1	-	1	μΑ	$V_{AGND} \ge V_{SSM};$ $T_{J} \le 150^{\circ}C$

<sup>1)</sup> For TC290 (bare die version), the VADC positive reference VAREF leakage current is the sum of the leakage currents on pads VAREF2, VAREF3, VAREF4.

TC29x, ES-BB, BB 189/315 Rel. 1.7, 2019-06-24

<sup>2)</sup> For TC290 (bare die version), the VADC negative reference VAGND leakage current is the sum of the leakage currents on pads VAGND2, VAGND3, VAGND4.



# EBU\_TC.P002 EBU Timing Deviations

The actual EBU timings partially deviate from the values listed in the Data Sheet. The deviating parameters and values are summarized and marked in **bold** in **Table 18** .. **Table 21**.

Table 18 Deviations of Common Asynchronous Timings

Parameter	Symbol	Value	s		Unit	Note / Test
		Min.	Тур.	Max.		Condition
AD(31:0), deviation of address output valid time from the ideal programmed value	t <sub>13</sub> CC	1.9	-	19.8	ns	
AD(31:0) output delay to ADV# rising edge, multiplexed read / write	t <sub>14</sub> CC	1.9	-	19.8	ns	
Pulse width	t <sub>a</sub> CC	-1.8		0.3		edge = medium
deviation from the ideal programmed width due to pad asymmetry, rise delay - fall delay		-1.0		0.6		edge = sharp

TC29x, ES-BB, BB 190/315 Rel. 1.7, 2019-06-24



Table 19 Deviations of Asynchronous Read Timings

Parameter	Symbol	Value	s		Unit	Note / Test
		Min.	Тур.	Max.		Condition
Data input Setup to CS rising edge	t <sub>19</sub> CC	14.6	-	-	ns	
ADV rising edge to RD rising edge, deviation from the ideal programmed value	t <sub>3</sub> CC	-1.7	-	-	ns	
WAIT input setup to RD rising edge	t <sub>5</sub> SR	13	-	-	ns	
Data input setup to RD rising edge	t <sub>7</sub> SR	15	-	-	ns	

Table 20 Deviations of Asynchronous Write Timings

Parameter	Symbol	Values	S		Unit	Note / Test
		Min.	Тур.	Max.		Condition
CS rising edge to WR rising edge, deviation from the ideal programmed value	t <sub>32</sub> CC	-2	-	2.1	ns	
WAIT input setup to WR rising edge, deviation from the ideal programmed value	t <sub>35</sub> SR	13	-	-	ns	

TC29x, ES-BB, BB 191/315 Rel. 1.7, 2019-06-24



Table 20 Deviations of Asynchronous Write Timings (cont'd)

Parameter	Symbol	Values			Unit	Note / Test
		Min.	Тур.	Max.		Condition
Write data output hold after WR rising edge, deviation from the ideal programmed value	t <sub>38</sub> CC	-	-	20	ns	
MR/W output delay to WR rising edge, deviation from the ideal programmed value	t <sub>39</sub> CC	- rem	oved (si	gnal not	existii	ng on TC29x) -

Table 21 Deviations of Burst Read Timings

Parameter	Symbol	Value	s		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Output delay from BFCLKO rising edge	t <sub>10</sub> CC	-2	-	2.1	ns	
D(31:0) Output delay from BFCLKO rising edge	t <sub>10a</sub> CC	-2	-	20	ns	
CSx output delay from BFCLKO active edge	t <sub>21</sub> CC	-2.5	-	1.9	ns	
Data setup to BFCLKI rising edge	t <sub>23</sub> SR	4	-	-	ns	

TC29x, ES-BB, BB 192/315 Rel. 1.7, 2019-06-24



## FlexRay TC.P002 Pad Configuration for E-Ray Parameters

The sentence at the beginning of section "E-Ray Parameters" in the Data Sheet should read as follows regarding the output driver settings:

"The timings of this section are valid for the strong driver **sharp edge** settings (**speed grade 1**) of the output drivers with  $C_L = 25 \, \text{pF}$ . For the inputs the hysteresis has to be configured to inactive."

# <u>IDD\_TC.H001</u> IPC Limits used in Production Test for IDD Max Power Pattern

Instructions per cycle for a CPU is measured by dividing ICNT instruction counter value with the CCNT clock counter value.

Note: For a complete description of registers ICNT and CCNT refer to the TriCore Architecture Manual, chapter "Performance Counter Registers".

Parameters using the max power pattern for device individual testing of power consumption limits (IDD) are tested for a maximum IPC rate of 1.2 for all CPUs available in the device.

# IPA2\_TC.P001 Pull-up/-down current for A2 pad - Documentation update

In table "Class A2" in chapter "Electrical Specification" of the Data Sheet, the reference levels  $V_{IHmin}$  and  $V_{ILmax}$  in column "Note/Test Conditions" for parameters "Pull-up current for A2 pad" (symbol  $I_{PUHA2}$ ) and "Pull-down current for A2 pad" (symbol  $I_{PDIA2}$ ) have erroneously been swapped.

#### Correction

The correct assignment of the reference levels  $V_{IHmin}$  and  $V_{ILmax}$  to the pull-up/down current parameters for A2 pads is shown in the following table:

TC29x, ES-BB, BB 193/315 Rel. 1.7, 2019-06-24



Table 22 Corrections to column "Note/Test Conditions" for Pull-up/down currents for A2 pads

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Тур.	Max.		
Pull-up current for A2	I <sub>PUHA2</sub> CC	-	-	[100]	μΑ	V <sub>ILmax</sub>
pad		25	-	-	μΑ	V <sub>IHmin</sub>
Pull-down current for	I <sub>PDLA2</sub> CC	23	-	-	μΑ	V <sub>ILmax</sub>
A2 pad		-	-	[100]	μΑ	V <sub>IHmin</sub>

# KOVA\_TC.P001 Increased overload coupling factor (KOVAP, KOVAN) for specific analog pins

Due to an issue in the multiplexer structure, the overload coupling factor for analog inputs (KOVAP, KOVAN) may deviate by a factor > 1000 from the values specified in the Data Sheet for analog input pins which are connected to a DSADC instance with multiplexer:

- On TC29x, these are channels 2, 3, 6, 7, 8.
- On TC27x, these are channels 2 and 3.
- On TC26x, these are channels 0 and 3.

The issue does not occur for analog input pins which are connected to a DSADC instance without multiplexer.

To trigger the issue, the overload current has to be injected on an analog pin where the DSADC common mode hold voltage is enabled.

Generally, the increased coupling factor occurs only within the DSADC specific multiplexer structure. There is no interference to other DSADC channels or VADC groups. Furthermore, the increased coupling factor is isolated either to the p-input of the related DSADC multiplexer or to the n-input of the related DSADC multiplexer. When the overload current is injected on any p-input of the multiplexer, only the remaining other p-inputs of this multiplexer are affected.

TC29x, ES-BB, BB 194/315 Rel. 1.7, 2019-06-24



When the overload current is injected on any n-input of the multiplexer, only the remaining other n-inputs of this multiplexer are affected.

# <u>PADS\_TC.P002</u> Restrictions for P00.1 .. P00.12 if $V_{DDM}$ is lower than $V_{EXT}$

Each input pin of the AURIX™ devices is equipped with ESD protection circuitry.

For the mixed analog/digital signal pins P00.1 .. P00.12, there is both ESD protection of the digital part to  $V_{\text{EXT}}$ , and ESD protection of the analog VADC inputs to  $V_{\text{DDM}}$ . P00.1, P00.2, P00.7 and P00.8 have additional ESD protection to  $V_{\text{DDM}}$  for the analog DSADC inputs.

In case  $V_{DDM}$  is lower than  $V_{EXT}$  (e.g.  $V_{DDM}$  = 3.3 V and  $V_{EXT}$  = 5.0 V), an increased cross current can be observed if the input or output voltage on these pins is above  $V_{DDM}$ , e.g. if:

- (one or more of) the internal pull-ups on P00.1 .. P00.12 are enabled, or
- (one or more of) the pins P00.1 .. P00.12 are driven high as output, or
- the input voltage on (one or more of) the pins P00.1 .. P00.12 is above V<sub>DDM</sub>.

The cross current observed on P00.1, P00.2, P00.7 and P00.8 is higher than on other P00 pins due to the dual ESD protection structure (VADC and DSADC inputs).

Note: This effect does not occur if  $V_{EXT}$  is lower than  $V_{DDM}$ .

#### Workaround

Design the system such that  $V_{DDM} \ge V_{EXT}$ .

Otherwise, ensure that the (input or output) voltage on P00.1 .. P00.12 is lower or equal to  $V_{\text{DDM}}$ , and additionally disable pull-ups on P00.1 .. P00.12, and do not drive P00.1 .. P00.12 as (push/pull) outputs.

# PADS\_TC.P003 Input Frequency f<sub>IN</sub> for Class S Pads

For the class S pads parameter "Input frequency" (symbol  $f_{\text{IN}}$ ), only the "Hysteresis active" mode is available.

TC29x, ES-BB, BB 195/315 Rel. 1.7, 2019-06-24



The "Hysteresis inactive" mode is not available for this pad type, therefore the corresponding row in the Data Sheet with "Hysteresis inactive" in column "Note/Test Condition" for  $f_{\rm IN}$  does not apply for this pad type.

## PADS TC.P006 P21.6/P21.7 Pull-up Reset Behavior

In Table "Port 21 Functions" in the Data Sheet, the pull-up behavior of P21.6 and P21.7 is defined with symbol PU in column "Type", and in Table "Pull-up/Pull-Down Reset Behavior of the Pins" in the Data Sheet, the behavior of TDI (P21.6) and TDO (P21.7) is described to be independent of the state of HWCFG[6].

However, the actual pull-up behavior for P21.6 and P21.7 is as defined for symbol PU1, i.e.

- P21.6 (TDI) and P21.7 (TDO) are pulled up during and after PORST if pin HWCFG[6] (P14.4) is pulled high or left unconnected,
- P21.6 (TDI) and P21.7 (TDO) are High-Z during and after PORST if pin HWCFG[6] (P14.4) is pulled low.

# PADS TC.P009 Bonding of VGATE1P on Bare Die Variants

Note: This information is only relevant for the TC290 Bare Die variant.

On packaged devices, pads VGATE1P (SMPS) and VGATE1P (LDO) are internally connected together, ensuring identical levels on both pads.

On the bare die variant, these pads should consequently be bonded to the same level, depending on the selected supply configuration.

The recommended connections of the supply pads for the individual supply options are summarized in table "Supply Mode and Topology selection" in the User's Manual and described in detail therein.

The documentation in table "TC29x Bare Die Pad List" of the Data Sheet has to be updated for pads VGATE1P (SMPS) and VGATE1P (LDO) as shown in the following table.

TC29x, ES-BB, BB 196/315 Rel. 1.7, 2019-06-24



Table 23 TC290 VGATE1P Pads - Documentation Update

Number	Pad Name	Comment
310	VGATE1P (SMPS)	Connect to same level as VGATE1P (LDO).
311	VGATE1P (LDO)	Connect to same level as VGATE1P (SMPS).

# PWR TC.P013 EVR Supply Voltage V<sub>FXT</sub> Ramp-up

The device may not start in case of specific "non-monotonous" EVR supply voltage ( $V_{EXT}$ ) ramp-up scenarios slower than 5V/10ms if the internal EVR33 voltage regulator is used. Characteristics of these scenarios are (one or more) plateaus of > 100 µs in the range of 2.65 V <  $V_{EXT}$  < 2.85 V at the  $V_{EXT}$  pins (see Figure 6).


In fail case, the start-up sequence is stopped, the device remains in cold PORST reset state and the internal EVR33 regulator may not start though activated via HWCFG pins. The device in fail state does not recover after a PORST assertion, but a renewed power-off/on cycle is required.

#### Note:

- The fail behavior is observed only if the internal EVR33 regulator is used.
- The fail behavior is not observed together with TLF35584 regulator (owing to fast ramp-up slopes).

TC29x, ES-BB, BB 197/315 Rel. 1.7, 2019-06-24





rejers to the "good" case when the problem does not occur

Figure 6 EVR Supply Voltage VEXT Ramp-up - Critical Range

#### Workaround

Ensure that the minimum slope for the EVR Supply Voltage (VEXT) is faster than 5V/10ms (see also Data Sheet, symbol dVin/dT).

Note: Power Sequencing rules for the individual supply voltages remain unchanged and need to be considered as described in the Data Sheet.

#### **Additional Information**

- The startup issue is seen to happen only when there is at least one stationary non-monotonous step plateau greater than 100 µs (without buffer capacitors), with leading/trailing steps of >15 mV amplitude each, in the critical range as shown in Figure 6.
- The fail behavior is observed mainly at cold temperatures up to room temperature.
- This issue is not confirmed by any observation in field.

TC29x, ES-BB, BB 198/315 Rel. 1.7, 2019-06-24



# <u>VDDPPA\_TC.H001</u> Voltage to ensure defined pad states - Footnote update

In the footnote for parameter "Voltage to ensure defined pad states" (symbol  $V_{\text{DDPPA}}$ ) in table "Operating Conditions" of the Data Sheet,  $V_{\text{DDP3}}$  is mentioned as representative for "non-core supply voltages" in the text.

# **Update**

The footnote for  $V_{\text{DDPPA}}$  should be extended to include all "non-core supply voltages" as follows:

\*) This parameter is valid under the assumption the PORST signal is constantly at low level during the power-up/power-down of the "non-core supply voltages" ( $V_{DDP3}$ ,  $V_{EXT}$ ,  $V_{FLEX}$ ,  $V_{DDFL3}$ ,  $V_{DDM}$ , ..., depending on the respective TC2x device version).

TC29x, ES-BB, BB 199/315 Rel. 1.7, 2019-06-24

# 4 Application Hints

# <u>ADC Al.H003</u> Injected conversion may be performed with sample time of aborted conversion

For specific timing conditions and configuration parameters, a higher prioritized conversion  $c_i$  (including a synchronized request from another ADC kernel) in cancel-inject-repeat mode may erroneously be performed with the sample time parameters of the lower prioritized cancelled conversion  $c_c$ . This can lead to wrong sample results (depending on the source impedance), and may also shift the starting point of following conversions.

The conditions for this behavior are as follows (all 3 conditions must be met):

- 1. Sample Time setting: injected conversion  $c_i$  and cancelled conversion  $c_c$  use different sample time settings, i.e. bit fields STC\* in the corresponding Input Class Registers for  $c_c$  and for  $c_i$  (GxICLASS0/1, GLOBICLASS0/1) are programmed to different values.
- 2. **Timing condition**: conversion  $c_i$  starts during the first  $f_{ADCI}$  clock cycle of the sample phase of  $c_c$ .
- Configuration parameters: the ratio between the analog clock f<sub>ADCI</sub> and the arbiter speed is as follows:

$$N_A > N_D^*(N_{AR} + 3),$$

with

- a)  $N_A$  = ratio  $f_{ADC}/f_{ADCI}$  ( $N_A$  = 1 .. 32, as defined in bit field DIVA),
- b)  $N_D$  = ratio  $f_{ADC}/f_{ADCD}$  = number of  $f_{ADC}$  clock cycles per arbitration slot ( $N_D$  = 1 .. 4, as defined in bit field DIVD),
- c)  $N_{AR}$  = number of arbitration slots per arbitration round ( $N_{AR}$  = 4, 8, 16, or 20, as defined in bit field GXARBCFG. ARBRND).

Bit fields DIVA and DIVD mentioned above are located in register GLOBCFG.

As can be seen from the formula above, a problem typically only occurs when the arbiter is running at maximum speed, and a divider  $N_A > 7$  is selected to obtain  $f_{ADCI}$ .

#### Recommendation 1

Select the same sample time for injected conversions  $c_i$  and potentially cancelled conversions  $c_c$ , i.e. program all bit fields STC\* in the corresponding Input Class Registers for  $c_c$  and for  $c_i$  (GxICLASS0/1, GLOBICLASS0/1) to the same value.

#### Recommendation 2

Select the parameters in register GLOBCFG and GXARBCFG according to the following relation:

$$N_A \le N_D^*(N_{AR} + 3)$$
.

## ADC TC.H014 VADC Start-up Calibration

The formula for the duration of the start-up calibration in some versions of the TC2x User's Manuals is incorrect with respect to the used frequency, or missing.

In the following, the contents of chapter "Calibration" is reprinted, including the correct **Formula for Start-up Calibration** below.

#### Calibration

Calibration automatically compensates deviations caused by process, temperature, and voltage variations. This ensures precise results throughout the operation time.

An initial start-up calibration is required once after a reset for all converters. All converters must be enabled (ANONS =  $11_B$ ). The start-up calibration is initiated globally by setting bit SUCAL in register GLOBCFG. Conversions may be started after the initial calibration sequence. This is indicated by bit CALS =  $1_B$  AND bit CAL =  $0_B$ .

# Formula for Start-up Calibration

The start-up calibration phase takes 4352  $f_{ADCI}$  cycles (4352 × **50 ns** = 217.6  $\mu$ s for  $f_{ADCI}$  = 20 MHz).

After that, postcalibration cycles will compensate the effects of drifting parameters. The postcalibration cycles can be disabled.



Note: The ADC error depends on the temperature. Therefore, the calibration must be repeated periodically.

### ADC TC.H015 Conversion Time with Broken Wire Detection

As described in a note in section "Broken Wire Detection" of the User's Manual, the duration of the complete conversion is increased by the preparation phase (same as the sample phase) if the broken wire detection is enabled, i.e. the sample time doubles for standard conversions when broken wire detection is enabled (GxCHCTRy.BWDEN =  $1_B$ ):

#### Formula for Standard Conversions without Broken Wire Detection

•  $t_{CN} = t_s + (N + PC) \times t_{ADCI} + 2 \times t_{VADC}$  (see also User's Manual/Data Sheet)

#### Formula for Standard Conversions with Broken Wire Detection

•  $t_{CN} = 2 \times t_s + (N + PC) \times t_{ADCI} + 2 \times t_{VADC}$ 

where:

 $t_s = (2 + STC) x t_{ADCI}$  for STC  $\leq 15$ , and

 $t_s = (2 + (STC-15) \times 16)) \times t_{ADCI} \text{ for STC} \ge 16;$ 

N = result width (8/10/12 bits);

PC = 2 if post-calibration selected, PC = 0 otherwise.

# **Examples**

Conversion times for different configurations are shown in the following **Table 24** (without broken wire detection) and **Table 25** (with broken wire detection):

TC29x, ES-BB, BB 202/315 Rel. 1.7, 2019-06-24

Table 24 Conversion Time for Standard Conversions - Without Broken Wire Detection - Examples

Result	Symbol	Time	Conditions
12-bit result	t <sub>C12</sub>	(16 + STC) x t <sub>ADCI</sub> + 2	Post-calibration enabled,
		x t <sub>VADC</sub>	STC ≤ 15
10-bit result	t <sub>C10</sub>	(12 + STC) x t <sub>ADCI</sub> + 2	Post-calibration disabled,
		x t <sub>VADC</sub>	STC ≤ 15
8-bit result	t <sub>C8</sub>	(10 + STC) x t <sub>ADCI</sub> + 2	Post-calibration disabled,
		x t <sub>VADC</sub>	STC ≤ 15

Table 25 Conversion Time for Standard Conversions - With Broken Wire Detection - Examples

Result	Symbol	Time	Conditions
12-bit result	t <sub>C12B</sub>	(18 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration enabled, STC ≤ 15
10-bit result	t <sub>C10B</sub>	(14 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC ≤ 15
8-bit result	t <sub>C8B</sub>	(12 + 2 x STC) x t <sub>ADCI</sub> + 2 x t <sub>VADC</sub>	Post-calibration disabled, STC ≤ 15

# ADC TC.H016 P02 Output Driver Setting for External Multiplexer Control

Short intermediate values can appear on outputs EMUX0y on P02 when the subchannel number changes, if the respective port drivers operate in strong driver / fast edge mode.

This may lead to unintended drawing of charge from a connected analog signal source.

Note: Strong driver / fast edge mode can only be selected for MP pads (speed grade 1), i.e. for EMUX0y outputs on port P02.

EMUXxy outputs on ports P00 and P33 use LP pads that only feature medium driver mode, i.e. EMUXxy outputs on these ports are not affected.

#### Recommendation

Avoid strong driver / fast edge mode, i.e. speed grade 1 on EMUX0y outputs on P02 pins. Select strong driver / medium edge mode (speed grade 2) instead to avoid the unwanted intermediate states.

## ADC TC.H019 G6ARBCNT Connection to GTM

The connection G6ARBCNT to GTM\_TIM1\_CH3 is erroneously listed in table "Digital Connections in the TC29x". It does not exist on silicon. G6ARBCNT is only connected to GTM\_TIM1\_CH6.

## ADC TC.H020 Minimum/Maximum Detection Compares 12 Bits Only

In minimum or maximum detection mode (FEN =  $11_B$  or  $10_B$ ) new results are compared to the lower 12 bits of the respective result register bitfield RESULT.

Therefore, a value RESULT =  $XFFF_H$  ( $X > 0_H$ ) will not be updated for a new result value of  $0FFF_H$  in minimum detection mode.

In a real application, this should be no problem, as the minimum detection usually sees values below  $0 \mbox{FF}_{\mbox{\scriptsize H}}.$ 

#### Recommendation

For minimum detection, use the start value  $0FFF_H$  (instead of  $FFFF_H$  as mentioned in the User's Manual).

For maximum detection, use the start value 0000<sub>H</sub> as mentioned in the User's Manual.

# ADC\_TC.H022 Sample Time Control - Formula

Table "Sample Time Coding" in section "Input Class Registers" of the VADC chapter in the User's Manual describes the additional clock cycles (selected in bit fields STCS and STCE) to be added to the minimum sample time of two analog clock cycles.



As can be seen from the table in the User's Manual, the step width in the coding depends on the MSB of STCi (i = S or E). The following **Table 26** has been copied from the User's Manual, with the corresponding formula added in the last column:

Table 26 Sample Time Coding

STCS / STCE	Additional Clock Cycles <sup>1)</sup>	Resulting Sample Time	Clock Cycle Formula
0 0000 <sub>B</sub>	0	2 / f <sub>ADCI</sub>	2 + STCi
0 0001 <sub>B</sub>	1	3 / f <sub>ADCI</sub>	
0 1111 <sub>B</sub>	15	17 / f <sub>ADCI</sub>	
1 0000 <sub>B</sub>	16	18 / f <sub>ADCI</sub>	2 + (STCi - 15) x 16
1 0001 <sub>B</sub>	32	34 / f <sub>ADCI</sub>	
1 1110 <sub>B</sub>	240	242 / f <sub>ADCI</sub>	
1 1111 <sub>B</sub>	256	258 / f <sub>ADCI</sub>	

The number of resulting additional clock cycles listed in this column corresponds to the term "STC" used in the conversion timing formulas in the Data Sheet.

# <u>ADC\_TC.H024</u> Documentation: Filter control only in registers GxRCR7/GxRCR15

In sections "Finite Impulse Response Filter Mode (FIR)" and "Infinite Impulse Response Filter Mode (IIR)" of the VADC chapter in the User's Manual,

- · replace this sentence:
  - "Several predefined sets of coefficients can be selected via bitfield DRCTR (coding listed in Table xx-6) in registers G0RCRy (y = 0 15)ff and GLOBRCR."
- · with this sentence:
  - "Several predefined sets of coefficients can be selected via bitfield DRCTR (coding listed in Table xx-6) in registers **GxRCR7** and **GxRCR15**."

### ASCLIN TC.H001 Bit field FRAMECON. IDLE in LIN slave mode

In LIN slave mode, bit field FRAMECON. IDLE has to be set to 000<sub>B</sub> (default after reset), i.e. no pause will be inserted between transmission of bytes.

For FRAMECON. IDLE >  $000_B$ , the inter-byte spacing of the ASCLIN module is not working properly in all cases in LIN slave mode (no bit errors are detected by the ASCLIN module within the inter-byte spacing).

## ASCLIN TC.H003 Behavior of LIN Autobaud Detection Error Flag

## **Expected Behavior**

In ASCLIN, when auto baud detection (LINCON.ABD) is deactivated, the auto baud measurement should still be active and the Autobaud Detection Error Flag FLAGS.LA should be set when the value measured is outside the BRD.LOWERLIMIT and BRD.UPPERLIMIT range.

#### **Actual Behavior**

The Autobaud Detection Error Flag FLAGS.LA is not set, as the auto baud measurement is not active when auto baud detection is deactivated (LINCON.ABD = 0).

# ASCLIN\_TC.H004 Changing the Transmit FIFO Inlet Width / Receive FIFO Outlet Width

# **Expected Behavior**

The Transmit FIFO should write the data to intended location of TxFIFO, even though the Transmit FIFO inlet width TXFIFOCON.INW is changed between the write operations.

The Receive FIFO should read the data from intended location, even though the Receive FIFO outlet width RXFIFOCON.OUTW is changed between the read operations.

## **Actual Behavior (Transmit FIFO)**

The Transmit FIFO does not write the data in the intended location when TXFIFOCON.INW is changed in an increasing order (from 1 to 2 to 4) between write operations.

The Transmit FIFO writes the data only to aligned write index based on the number of bytes to be written (TXFIFOCON.INW).

**Example**: Assuming that the write index of TxFIFO is from 0 to 15 (16 bytes), when TXFIFOCON.INW = 2, the TxFIFO writes two bytes of data starting only from half-word aligned write index (0, 2, 4, ..., 14). Similarly when TxFIFO writes four bytes of data starting only from word aligned write index (0, 4, 8, 12).

Note: This misbehavior is seen only when TXFIFOCON.INW is changed inbetween write operations.

## Actual Behavior (Receive FIFO)

The Receive FIFO does not read the data from intended location when RXFIFOCON.OUTW is changed in an increasing order (from 1 to 2 to 4) between read operations.

The Receive FIFO reads the data only from aligned read index based on the number of bytes to be read (RXFIFOCON.OUTW).

**Example**: Assuming that the read index of RxFIFO is from 0 to 15 (16 bytes), when RXFIFOCON.OUTW = 2, the RxFIFO reads two bytes of data starting only from half-word aligned write index (0, 2, 4, ..., 14). Similarly when RxFIFO reads four bytes of data starting only from word aligned read index (0, 4, 8, 12).

Note: This misbehavior is seen only when RXFIFOCON.OUTW is changed inbetween read operations.

#### **Effect**

Previously written data in TxFIFO will be over-written by the new data, when the TxFIFO write index is not aligned with number of data bytes to be written.

Previously read data will be read again, when the RxFIFO read index is not aligned with number of data bytes to be read.

#### Recommendation

Flush the TxFIFO (TXFIFOCON.FLUSH) or RxFIFO (RXFIFOCON.FLUSH) before TXFIFOCON.INW or RXFIFOCON.OUTW is changed respectively.

# <u>ASCLIN\_TC.H005</u> Collision detection error reported twice in LIN slave mode

An ASCLIN module configured as LIN slave node could report a wrong collision detection error during reception of LIN header after detecting a first correct collision detection error during the transmission of a response field of the previous LIN frame.

This misbehavior is observed under the following sequence:

- The LIN slave node detects a collision detection error when there is a bit error in its transmitted response frame, and then it goes to the idle state as expected.
- The master transmits a header onto the LIN bus, and the LIN slave node receives header and tries to capture the identifier inside the header.
- Then the LIN slave node reports another collision error which is wrongly detected during the reception of identifier although there is no corruption of LIN header on the bus.

#### Recommendation

Ignore the collision detection error which happened during reception phase of a LIN slave node.

# BCU\_TC.H001 HSM Transaction Information not captured

No HSM transaction information is captured by the System Bus Control Unit (SBCU). Therefore the following HSM related control/status register bits in the SBCU do not have any function:

- Register SBCU\_DBGRNT (SBCU Debug Grant Mask Register):
  - HSMCMI: this control bit has no function. Behavior as described for SBCU\_DBGRNT.ONE0.



- HSMRMI: this control bit has no function. Behavior as described for SBCU\_DBGRNT.ONE0.
- Register SBCU\_DGNTT (SBCU Debug Trapped Master Register):
  - HSMCMI: this control bit has no function. Behavior as described for SBCU\_DBGNTT.ONE0.
  - HSMRMI: this control bit has no function. Behavior as described for SBCU\_DBGNTT.ONE0.

# BROM\_TC.H003 Information related to Register FLASH0\_PROCOND

Chapters "TC2x BootROM Content" of the User's Manuals contain a description of parts of the FLASH0\_PROCOND register as used by the firmware. This description in subchapter "Configuration by Boot Mode Index (BMI)" shows an incorrect address F800  $1030_{\rm H}$ .

Correct is the description of this register in the PMU chapter with address  $F800\ 2030_H$  (FLASH0 base address  $F800\ 1000_H$  + offset  $1030_H$ ).

# BROM\_TC.H009 Re-Enabling Lockstep via BMHD

For all CPUs with lockstep option, the lockstep functionality is controlled by Boot Mode Headers (BMHD) loaded during boot upon a reset trigger.

If lockstep is disabled for a CPUx with lockstep functionality, re-enabling (e.g. via a different BMHD) is not reliably possible if warm PORST, System or Application reset is executed.

#### Recommendation

Use cold PORST if lockstep is disabled and shall be re-enabled upon the reset trigger.

TC29x, ES-BB, BB 209/315 Rel. 1.7, 2019-06-24

# BROM\_TC.H010 Interpretation of value UNIQUE\_CHIP\_ID\_32BIT

As described in chapter "Debug System handling" in the AURIX™ TC2xx BootROM chapter, the value UNIQUE\_CHIP\_ID\_32BIT is written to the COMDATA register by firmware.

Note: Unlike the name "UNIQUE\_CHIP\_ID\_32BIT" may suggest, this value only identifies a particular product variant, but not an individual device.

## BSL TC.H002 Bootstrap Loaders need initialized Memory

The Bootstrap Loaders write the received data with word writes ("st.w") to PSPR memory of CPU0. These write accesses fail if the target addresses contain ECC incorrect data. This is the case after power-on reset if the user has disabled the automatic RAM initialization via PROCOND.

### Recommendation

Ensure that at least CPU0 RAMs are initialized at least for cold power-on resets by proper PROCOND configuration (bit fields RAMIN and RAMINSEL).

# CCU6\_AI.H001 Update of Register MCMOUT

At every correct Hall event (CM\_CHE), the next Hall patterns are transferred from the shadow register MCMOUTS into MCMOUT (Hall pattern shadow transfer HP\_ST), and a new Hall pattern with its corresponding output pattern can be loaded (e.g. from a predefined table in memory) by software into MCMOUTS. For the Modulation patterns, signal MCM\_ST is used to trigger the transfer.

Loading this register can also be done by writing MCMOUTS.STRHP =  $1_B$  (for EXPH and CURH) or MCMOUTS.STRMCMP =  $1_B$  (for MCMP).

Note: If in a corner case a hardware event occurs simultaneously with a software write where MCMOUTS.STRHP =  $1_B$  or MCMOUTS.STRMCMP =  $1_B$ , the current contents of MCMOUTS is copied to the corresponding bit fields of MCMOUT. The new value written to MCMOUTS will be loaded upon the next event.

## CCU6\_AI.H002 Description of Bit RWHE in Register ISR

Register ISR (Interrupt Status Reset Register) contains bits to individually clear the interrupt event flags by software. Writing a  $1_B$  clears the bit(s) in register IS at the corresponding bit position(s), writing a  $0_B$  has no effect.

In some versions of the User's Manual, the description of bit RWHE (Reset Wrong Hall Event Flag) in column "Description" of register ISR is wrong (description for status  $0_{\rm B}$  and  $1_{\rm B}$  inverted).

The correct description for bit RWHE is (like for all other implemented bits in register ISR) as shown in the following **Table 27**:

Table 27 Bit RWHE in register ISR

Field	Bits	Туре	Description
RWHE	13	W	Reset Wrong Hall Event Flag
			0 <sub>B</sub> No action
			1 <sub>B</sub> Bit WHE will be cleared

# <u>CCU6\_AI.H003</u> Bit TRPCTR.TRPM2 in Manual Mode - Documentation Update

In CCU6 chapter "Trap Control Register" of the User's Manual, the description for bit TRPCTR.TRPM2 =  $1_B$  (Manual Mode) incorrectly states:

"Manual Mode:

Bit TRPF stays **0** after the trap input condition is no longer valid. It has to be cleared by SW by writing ISR.RTRPF = 1."

#### Correction

The correct description is as follows:

Manual Mode:

Bit TRPF stays 1 after the trap input condition is no longer valid. It has to be cleared by SW by writing ISR.RTRPF = 1.



## **CCU TC.H001 Clock Monitor Check Limit Values**

The values for the check limits of the clock monitor have been updated as shown in **Table 28**. This table replaces the corresponding table in chapter "Clock Monitors" of the User's Manual.

Table 28 Target trimmed Check limits

Target Frequency	LOWER value	UPPER value	SELXXX	Error can be detected for min. deviation	Error is detected for min. deviation
7.5 MHz	0x24	0x27	11 <sub>B</sub>	-1.26% +1.54%	-6.45% +6.35%
6.6 MHz	0x20	0x23	10 <sub>B</sub>	-0.91% +2.75%	-6.09% +7.50%
6 MHz	0x1C	0x1F	01 <sub>B</sub>	-3.35% +1.54%	-8.43% +6.35%
5 MHz	0x17	0x1A	00 <sub>B</sub>	-2.76% +4.07%	-9.41% +7.50%

<sup>1)</sup> refers to corresponding bit field xxxSEL in respective CCUCON register

# CCU\_TC.H002 Oscillator Gain Selection via OSCCON.GAINSEL

The reset value of OSCCON.GAINSEL =  $11_B$  provides the default and recommended setting for the oscillator gain. It is not required to modify this value, as the adaptation to a crystal frequency is done via the external circuitry.

Therefore, all other gain selections should be regarded as reserved for special application topics, as shown in the following **Table 29**.

Table 29 Oscillator Gain Selection via OSCCON.GAINSEL

Field	Bits	Type	Description
GAINSEL	[4:3]	rw	Oscillator Gain Selection This value should not be changed from the reset value 11 <sub>B</sub> .  00 <sub>B</sub> Low gain 1: reserved for adaptations 01 <sub>B</sub> Low gain 2: reserved for adaptations 10 <sub>B</sub> Low gain 3: reserved for adaptations 11 <sub>B</sub> Maximum gain: default setting

#### Recommendation

Always to keep the default configuration of OSCCON.GAINSEL = 11<sub>B</sub>.

# $\underline{CCU\_TC.H005}$ References to $f_{PLL2}$ , $f_{PLL2\_ERAY}$ and K3 Divider in User's Manual

The VADC incorporated in this device uses clocks derived from f<sub>SPB</sub>.

Previous design steps (e.g. TC27x Bx, TC26x Ax, TC29x Ax) incorporated a different VADC module also clocked by  $f_{ADC}$ , which could be derived via the K3 divider from  $f_{PLL2}$ ,  $f_{PLL2\_ERAY}$ . These clocks were selected in CCUCON0.[27:26], which is described as "Reserved/Should be written with 0" in the present version of the User's Manual.

Clocks  $f_{PLL2}$ ,  $f_{PLL2\_ERAY}$  and the K3 divider are still described in the present version of the User's Manual.

#### Recommendation

- New software implementations should not consider f<sub>PLL2</sub>, f<sub>PLL2\_ERAY</sub> and the K3 divider.
- Software ported from previous design steps with a VADC module clocked by f<sub>ADC</sub> may be reused on this device step (see also SMU\_TC.H004).



## <u>CCU\_TC.H006</u> Clock Monitor Support - Documentation Update

The note at the end of section "Operating the Clock Monitors" in chapter "Clock Monitors":

Note: This feature is supported by the Infineon safety driver [safTlib] and there is no additional customer software required.

should state more precisely:

Note: The Infineon SafeTlib provides a test for the clock monitor. The clock monitor shall be configured by the application software.

## CCU TC.H007 Oscillator Watchdog Trigger Conditions for ALM3[0]

As described in the User's Manual in section "Oscillator Watchdog", the divider value OSCCON.OSCVAL has to be selected in a way that  $f_{\rm OSCREF}$  is within the range of 2 MHz to 3 MHz, and should be as close as possible to 2.5 MHz.

The Oscillator Watchdog (OSC\_WDT) will trigger the "input clock out of range" alarm ALM3[0] under the following conditions:

- · Boundary for too high frequencies:
  - for (OSCVAL+1) x 6.25 ≤  $f_{OSC}$  [MHz] ≤ (OSCVAL+1) x 7.5, an alarm can be generated, but there is no guarantee that it is generated,
  - for f<sub>OSC</sub> [MHz] > (OSCVAL+1) x 7.5, an alarm is always generated.
- Boundary for too low frequencies:
  - for (OSCVAL+1) x 1.25 ≤ f<sub>OSC</sub> [MHz] ≤ (OSCVAL+1) x 1.67, an alarm can be generated, but there is no guarantee that it is generated,
  - for  $f_{OSC}$  [MHz] <(OSCVAL+1) x 1.25, an alarm is always generated.

The accuracy of these limits [in %] depends on the variation [in %] of the back up clock (see specification of  $f_{BACKUT}$  and  $f_{BACKUT}$  in the Data Sheet).

# **Example**

- For f<sub>OSC</sub> = 20 MHz, selecting OSCVAL = 7 results in f<sub>OSC</sub> = 2.5 MHz.
  - An alarm for too high frequencies can be generated for f<sub>OSC</sub> ≥ 50 MHz,
  - An alarm for too high frequencies is always generated for  $f_{OSC}$  > 60 MHz.
  - An alarm for too low frequencies can be generated for f<sub>OSC</sub> ≤ 13.36 MHz,
  - An alarm for too low frequencies is always generated for  $f_{OSC}$  < 10 MHz.



# <u>CCU\_TC.H010</u> Oscillator Mode control in register OSCCON - Documentation Update

The description for setting OSCCON.MODE =  $00_{\rm B}$  in register OSCCON must be changed from

 "External Crystal / Ceramic Resonator Mode and External Input Clock Mode. The oscillator Power-Saving Mode is not entered."

to:

 "External Crystal / Ceramic Resonator Mode. The oscillator Power-Saving Mode is not entered."

#### Recommendation

When using an external input clock signal connected to XTAL1 (XTAL2 open), do not use setting OSCCON.MODE =  $00_B$ . Instead, use setting OSCCON.MODE =  $10_B$ .

# <u>CPU\_TC.H006</u> Store Buffering in TC1.6/P/E Processors

#### Overview

Store buffering is a method of increasing processor performance by decoupling memory write operations from the instruction execution flow within the CPU. All write data is placed in a FIFO buffer (known as the store buffer) by the CPU prior to being read by the memory/bus interfaces and written to memory. This allows the processor to continue execution without waiting for the write data to be written to the target memory location. Data is written to the store buffer at processor speed and read from the store buffer at memory/bus speed. Typically the read bandwidth from the store buffer will exceed the write bandwidth from the processor, only if the store buffer fills will the processor stall.

To further increase performance memory read operations are prioritised ahead of memory write operations from the store buffer. This ensures that the processor does not stall on data loads while data writes are pending in the store



buffer. A side effect of this prioritising is that memory may not be accessed in program order.

## **Operational Details**

The function of the store buffer is designed to be invisible to the end user under normal operation:

- All CPU load operations are checked against the store buffer contents. Data for matching load addresses is either immediately forwarded to the CPU from the store buffer (TC1.6, TC1.6P) or written to memory prior to the load operation proceeding (TC1.6E).
- All loads and store operations to peripheral regions (typically segments E<sub>H</sub> and F<sub>H</sub>) are performed in strict program order (no load prioritisation).

The operation of the store buffer can become visible when in-order memory access is required to non-peripheral segments.

This can occur under the following circumstances:

- · When programming flash memory.
- When performing memory testing with the processor.
- When data is required to be in memory for inter-core/inter-module communication.

In such cases the following solutions may be employed:

- The store buffer may be explicitly flushed by use of a DSYNC instruction.
- The store buffer may be disabled by setting SMACON.IODT. This should not be done during normal operation as it significantly impacts performance.

# **Examples**

The following examples refer to memory accesses to non-peripheral regions (i.e. segments  $0_H$  ..  $D_H$ ):

# Example-1a Out of order memory access due to load prioritisation

Program Flow	-	Memory Access
st-1		ld-4
st-2		ld-5
st-3		ld-6



ld-4	st-1
ld-5	st-2
ld-6	st-3

## Example-1b In order memory access enforced by DSYNC

Program	Flow	-	Memory	Access
st-1			st-1	
st-2			st-2	
st-3			st-3	
dsync				
ld-4			ld-4	
ld-5			ld-5	
ld-6			ld-6	

## Example-2a Load forwarding from store buffer - no memory read (TC1.6/1.6P)

```
Program Flow - Memory Access st.w [a0], d0 ld.w d1, [a0] st.w [a0], d0
```

## Example-2b In order memory access enforced by DSYNC (TC1.6/1.6P)

```
Program Flow - Memory Access st.w [a0], d0 st.w [a0], d0 dsync ld.w d1, [a0] ld.w d1, [a0]
```

# **CPU\_TC.H008** Instruction Memory Range Limitations

To ensure the processor cores are provided with a constant stream of instructions the Instruction Fetch Units will speculatively fetch instructions from up to 64 bytes ahead of the current Program Counter (PC).

If the current PC is within 64 bytes of the top of an instruction memory the Instruction Fetch Unit may attempt to speculatively fetch instructions from

TC29x, ES-BB, BB 217/315 Rel. 1.7, 2019-06-24



beyond the physical range. This may then lead to error conditions and alarms being triggered by the bus and memory systems.

#### Recommendation

It is therefore recommended that either the MPU is used to define the allowable executable range or that the upper 64 bytes of any memory be initialized but unused for instruction storage for the TC1.6.\* class processors. For TC1.3.\* class processors this may be reduced to 32 bytes.

### CPU TC.H009 Details on CPU Clock Control

As described in chapter "Clock Control Unit" of the User's Manual, the effective CPU execution frequency may be reduced by programming the associated bit field CPUxDIV in register CCUCONn (where x is the core number, and n = x+6).

The effective execution frequency  $f_{CPUx}$  seen by CPUx is given by the following equation (where  $f_{SRI}$  is the base SRI frequency):

f<sub>CPUx</sub> = f<sub>SRI</sub> \* (64 - CPUxDIV) / 64

A CPUxDIV value of 0 results in the core CPUx being clocked at the SRI frequency (no frequency reduction).

To avoid synchronisation issues typically associated with clock division the clock control mechanism stalls the issue of instructions into the processor pipeline rather than by modifying the actual applied clock. An incoming instruction fetch packet is stalled for the number of cycles required to approximate the required execution frequency. The stall is seen by the processor as a stall in the instruction stream in the same way a stalling instruction memory would be seen.

In most scenarios this mechanism provides a good approximation to clock division based control. The actual reduction in effective frequency will be dependent on the code executed.

When determining IPC rates as described in AP32168 (Application Performance Optimization for TriCore V1.6 Architecture), note that for CPUxDIV > 0, field Count Value in register CCNT still represents SRI clock cycles.

# <u>CPU\_TC.H010</u> External Accesses to CPU Local Memory may delay CPU Execution Progress

A sequence of contiguous external accesses to the CPUx local memory (DSPR/DCache, PSPR/PCache) may delay the CPUx execution progress for a potentially long time.

External accesses to the CPUx local memory may arrive from several agents (CPUy, DMA, etc.), therefore, the resulting sequence of external accesses to the CPUx local memory may be contiguous, even if each of the agents is leaving some gaps between its requests.

Note: The CPUx execution continues when the external access sequence is finished. There is no impact on the correctness of code execution.

#### **Known Cases**

- An external access to DSPR memory may delay CPUx execution progress, if CPUx is accessing its local DSPR memory or using Data Cache. Local accesses to DSPR memory include: data load and store, context save and restore operations.
- An external access to PSPR memory may delay CPUx execution progress, if CPUx is executing code from a memory other than its own local PSPR and Program Cache is enabled.

#### Recommendations

- Reduce the frequency of external accesses to DSPR and PSPR memory.
- Introduce gaps in long access sequences to DSPR and PSPR memory.

# <u>CPU\_TC.H012</u> Behavior of bit-wise operations on certain peripheral register bits which need to be written back with the same value

The LDMST, ST.T, CMPSWAP.W, SWAPMSK.W and SWAP.W instructions in the AURIX™ microcontrollers are instructions intended to provide atomicity as well as bit-wise operations to a targeted memory location or peripheral register. They are also referred to as Read-Modify-Write (RMW) instructions.



In some registers in certain modules, a bit has to be written with the same value (e.g. a bit set to  $1_B$  has to be written with a  $1_B$  to perform an operation).

When using a RMW instruction to write to such a bit, the write is masked away and will not happen at all.

Note: Writing a different value (e.g. writing a  $1_B$  to a bit currently at  $0_B$ ) is not affected, and works as expected to modify only the selected bit.

**Example**: Consider the GxVFR register in the VADC module:




Figure 7 Register GxVFR in the VADC Module of TC2xx Devices

The bits in the GxVFR register have to be written with  $1_{\rm B}$  to clear a valid flag VFy indicating a valid result. Assuming VFy =  $1_{\rm B}$ , if one of the RMW instructions listed above is used, the write to VFy would never happen since VFy is already set to  $1_{\rm B}$ . This means that the next read of VFy may lead to incorrect conclusions by software.

## Affected Modules and Registers in the AURIX™ Platform

- CCU6: IMON
- VADC: GxVFR, GxSEFLAG, GxCEFLAG, GxREFLAG, GLOBEFLAG.

TC29x, ES-BB, BB 220/315 Rel. 1.7, 2019-06-24



Note: VADC is located outside the addressable range of ST.T, so ST.T need not be considered in the context of VADC.

#### Recommendation

In the affected modules, use only direct writes (i.e, write the whole register as a 32-bit word), and do not use RMW operations to write to such bits.

For example, to clear bit VF0 in the GxVFR register, the software should write:

 $VADC\_GxVFR.U = 0x00000001;$ 

Here .U implies writing the whole 32-bit register as an unsigned integer.

# <u>CPU\_TC.H014</u> ACCEN\* Protection for Write Access to Safety Protection Registers - Documentation Update

The access protection symbol 'P' to indicate protection by the ACCEN\* register mechanism is missing in column "Access Mode - Write" in table "Safety Protection Registers" in the CPU chapter of the User's Manual for RGN\*x registers with an index  $x \ge 4$ .

Actually, these registers also have write access attribute 'P'.

# <u>CPU\_TC.H015</u> Register Access Modes for Safety Protection Registers - Documentation Update

The access protection symbol 'U' is erroneously included and should be removed in column "Access Mode - Write" for all registers in table "Safety Protection Registers" in the CPU chapter of the User's Manual.

The note below this table is rephrased as follows:

Note: A disallowed access to any CPU register (e.g. attempted write to nonexistent register, attempted write to read only register, attempted access to E without Endinit, etc.) will NOT result in a Bus Error

# <u>CPU\_TC.H017</u> MSUB.Q does not match MUL.Q+SUB.Q - Documentation Update

The AURIX™ implementation of MSUB.Q uses infinitely precise intermediate results. In contrast with AUDO™ devices this can lead to different observable results for MSUB.Q when compared with a MUL.Q+SUB.Q sequence.

The following table describes these differences in the MSUB.Q behaviour in  $AURIX^{TM}$  1st and 2nd generation products.

Note: The TriCore<sup>™</sup> TC1.6.2 Core Architecture Manual V1.1 (Vol.2 Instruction Set) for 2nd Generation AURIX<sup>™</sup> (TC3xx) contains these new definitions.

Note: For 1st generation AURIX<sup>™</sup> devices (TC2xx), this is a documentation update to the TriCore <sup>™</sup> TC1.6P & TC1.6E Core Architecture Manual V1.0D15 (Vol.2 Instruction Set).

Table 30 MSUB.Q Definitions in AURIX™ different from AUDO™

Secondary Opcode [23:18]	Instruction Mnemonic	Updated Description
0x00	MSUB.Q D[c], D[d], D[a], D[b] U, n 32 - (32 * 16U)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][31:16]) << n)) >> 16;D[c] = result[31:0]; // Fraction
0x01	MSUB.Q D[c], D[d], D[a], D[b] L, n 32 - (32 * 16L)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][15:0]) << n)) >> 16;D[c] = result[31:0]; // Fraction
0x02	MSUB.Q D[c], D[d], D[a], D[b], n 32 - (32 * 32)Up> 32	result = ({D[d], 32'h0000_0000} - ((D[a] * D[b]) << n)) >> 32;D[c] = result[31:0]; // Fraction
0x20	MSUBS.Q D[c], D[d], D[a], D[b] U, n 32 - (32 * 16U)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][31:16]) << n)) >> 16;D[c] = ssov(result, 32); // Fraction



Secondary Opcode [23:18]	Instruction Mnemonic	Updated Description
0x21	MSUBS.Q D[c], D[d], D[a], D[b] L, n 32 - (32 * 16L)Up> 32	result = ({D[d], 16'h0000} - ((D[a] * D[b][15:0]) << n)) >> 16;D[c] = ssov(result, 32); // Fraction
0x22	MSUBS.Q D[c], D[d], D[a], D[b], n 32 - (32 * 32)Up> 32	result = ({D[d], 32'h0000_0000} - ((D[a] * D[b]) << n)) >> 32;D[c] = ssov(result, 32); // Fraction

# <u>DAP\_TC.H002</u> DAP client\_blockread in Combination with TGIP and all Parcels with CRC6

Note: This problem is only relevant for tool development, not for application development.

When issuing a DAP client\_blockread telegram together with the TGIP (Trigger in Protocol) option (DAPISC.TGIP = 1) the TGIP extra bit is appended for each parcel in case "all parcels with CRC6" is enabled. This causes a slight increase in the communication length compared to the correct behavior of having a TGIP bit only for the last parcel.

#### Recommendation

Do not use the TGIP and "CRC6 for all parcels" features together in case this extra bit can not be tolerated. If the Trigger in Protocol and increased communication safety is required TGIP can be used together with the CRC32 option (see also DAP\_TC.002 DAP client\_blockread has Performance issue in Specific Operation Modes).

# **DAP\_TC.H003** Not acknowledged DAP telegrams in noisy environments

Note: This problem is only relevant for tool development, not for application development.

DAP telegrams always follow a request-reply scheme. The request is driven by the tool, the reply by the AURIX™. The AURIX™ acknowledges a correctly received telegram always by a reply, which consists at least of a start-bit. DAP communication in noisy environments might result in invalid telegrams. This can leave the IOClient in an intermediate state which requires an IOClient reset.

If AURIX™ receives an invalid telegram with a wrong CRC6 or length field, it does not reply at all and in some cases the selected IOClient might be left in an intermediate state in case of a detected client\_write/blockwrite/readwrite tool request.

#### Recommendation

If a tool does not receive a start bit as an acknowledge for an IOClient request, a client\_reset must be sent as the next telegram for the selected IOClient. Tool interaction with the DAP module itself is not affected and can be done in between.

# <u>DMA TC.H002</u> Bit CHCSRz.BUFFER can be toggled when not in Double Buffer Mode

The purpose of bit CHCSRz.BUFFER is to indicate which buffer is read or filled during DMA double buffering (selected in bitfield ADICRz.SHCT).

However, bit CHCSRz.BUFFER can also be toggled by writing bit CHCSRz.SWB =  $1_B$  when not in Double Buffer Mode.

#### Recommendation

Do not write bit CHCSRz.SWB =  $1_B$  when not in Double Buffer Mode.

# <u>DMA\_TC.H003</u> Spurious Error Interrupt Service Requests after Transaction Lost Event in Double Buffer Mode

When a DMA channel is configured for any double buffering operation (ADICRz.SHCT[3:2] =  $10_B$ ) then there is a possibility of spurious error interrupt service requests.



If a Transaction Request Lost event occurs (TSRz.TRL =  $1_B$ ) AND if the transaction request lost interrupt is enabled (ADICRz.ETRL =  $1_B$ ) then there is a possibility that spurious error interrupt service requests will be generated.

No Transaction Request Lost (TRL) events will be missed, but one TRL event may result in multiple error interrupt service requests.

#### Recommendation

It is recommended that if an error interrupt service request is triggered then bit TRL should be cleared immediately by writing TSRz.CTL =  $1_B$  to prevent further spurious error interrupt service requests.

# <u>DMA\_TC.H004</u> Transaction Request Lost upon software trigger with pattern match

If a DMA channel is configured for pattern detection and software triggering of each DMA transfer (CHCSRz.RROAT =  $0_B$ ), then if there is a new DMA software request received while a DMA transfer is executing then a Transaction Request Lost event may be lost.

#### Recommendation

The loss of TRL status is a debug feature. A DMA channel should be used such that TRL is not set.

The user must ensure that the CPU triggers a new DMA software request when no DMA access is pending. The software could poll the TSRz. CH bit to confirm it is  $0_B$  before issuing a DMA software trigger.

# <u>DMA TC.H005</u> Linked List Transfer leading to loading of non-Linked List TCS causes corruption

If on completion of a Linked List (LL) a non-LL Transaction Control Set (TCS) is loaded with shadow address buffering enabled (read only and direct write) then the new non-LL TCS can be corrupted.

#### Recommendation

Shadow address buffering must be disabled in the non-LL TCS  $(SHCT[3:0] = 0000_B)$ 

# <u>DMA TC.H006</u> Clearing of HTRE when DMA channel is configured for Single Mode

The DMA may be used to support a peripheral with a high interrupt rate where the interrupts are generated in quick succession (e.g. a QSPI filling a TXFIFO).

The DMA channel z is configured with the following settings:

- Single Mode (HTRE is reset by hardware on completion of a DMA transaction)
  - TSRz.CHMODE = 0<sub>B</sub>
- · Request required for each DMA Transfer
  - TSRz.RROAT = 0<sub>R</sub>

If the DMA channel is configured to execute a DMA transaction of 1 x DMA transfer of 2 x DMA moves:

- Block Mode: 2 x DMA Move per DMA transfer
  - DMA\_CHCFGRz.BLKM = 001<sub>B</sub>
- · Transfer Reload Value: 1 x DMA transfer
  - DMA\_CHCFGRz.TREL = 1<sub>B</sub>

then additional DMA moves are executed unexpectedly.

# **Explanation of Effect**

If the peripheral generates two interrupt service requests in relatively quick succession then the first DMA hardware request is serviced by the DMA and performs one DMA transfer comprising two DMA moves. The second DMA hardware request arrives before the completion of the first DMA transfer (i.e. before the clearing of HTRE at the end of the DMA transaction). The second hardware request is serviced by the DMA and performs a second DMA transfer comprising two DMA moves.

#### Recommendation

If the second DMA hardware request arrives before completion of the first DMA transfer then the DMA channel Block Mode must limit a DMA transfer to one DMA move:

DMA\_CHCFGRz.BLKM = 000<sub>B</sub>; //1 x DMA move/DMA transfer
 The total number of DMA moves must be defined by the Transfer Reload Value DMA\_CHCFGRz.TREL.

## **DMA TC.H007** Selecting the Priority for DMA Channels

All used DMA channels should be configured with the **highest** priority on SPB in respect to other used SPB master agents (CPUs, HSSL, ETH) to enable a robust execution of the configured DMA transactions.

The DMA channels are configured per default with the lowest priority on SPB:

- DMA\_CHCFGRz.DMAPRIO = 00<sub>B</sub> --> maps DMA channel z SPB requests to SPB priority DMAL
- SBCU\_PRIOH.DMAL = 1111<sub>B</sub> --> configures DMAL with the lowest priority on SPB

#### Recommendation

There are several ways to configure used DMA channels with the highest priority on SPB with respect to other SPB master agents. Two examples follow:

## Example1

Map the used DMA channels to SPB priority DMAH by setting DMA\_CHCFGRz.DMAPRIO =  $11_B$  and keep the configuration of the DMAH priority (SBCU PRIOL.DMAH =  $0000_B$ ).

# Example2

Keep the mapping of the used DMA channels to DMAL (DMA\_CHCFGRz.DMAPRIO =  $00_B$ ) and change the priority configuration of DMAL (e.g. set SBCU\_PRIOH.DMAL =  $0001_B$ ).



### **Background**

The DMA can request for SPB access with three different requests (DMAH, DMAM, DMAL) that are configured with different SPB priorities with respect to the other SPB master agents (CPUx, HSCT, ETH). The priority of the DMA requests DMAH, DMAM and DMAL on the SPB in respect to the priority of other SPB master agents can be configured via the SBCU registers SBCU\_PRIOL / SBCU\_PRIOH.

Each DMA channel z can be configured via DMA\_CHCFGRz.DMAPRIO regarding which of three priorities (DMAH, DMAM or DMAL) it uses for SPB access.

The default configuration of DMA\_CHCFGRz.DMAPRIO =  $00_B$ . This means that the channels will request for SPB access with the DMAL priority.

The priority of a DMAL request on SPB is configured per default with the lowest priority (SBCU\_PRIOH.DMAL =  $1111_B$ ).

## **DMA\_TC.H008** Transaction Request State

The DMA Transaction Request State bit DMA\_TSRz.CH is cleared when the DMA transfer starts (RROAT =  $0_B$ ) or at the end of a DMA transaction (RROAT =  $1_B$ ).

Figure "Channel Request Control" and RROAT bit field description of register DMA\_MExCHCR in chapter "Register Description" of the User's Manual are wrong.

# DMA\_TC.H009 Resetting Bits ICH and IPM in register CHCSRz

The Clear Interrupt from Channel bit (CICH) is accessible via the DMA channel CHCSR register.

The AURIX™ TC2xx User Manuals are incorrect with respect to the following statement:

• The DMA channel DMA\_CHCSRz ICH and IPM bit field description states: "is reset by software when writing a 1 to ADICRz.CICH".

#### Correction

The text should read:
 "is reset by software when writing a 1 to CHCSRz.CICH".

# <u>DMA TC.H010</u> Calculation of DMA Address Checksum for DMA read moves to Cacheable Addresses

The DMA Move Engine (ME) stores the DMA read move data in eight 32-bit read registers. If a DMA read move is to a cached address (Segment 8 or 9), the ME shall translate the DMA read move access to the on chip bus into an SRI BTR4 access to a 32-byte aligned address. The DMA shall calculate the DMA address checksum from the on chip bus address i.e. the 32-byte aligned address. The DMA shall store the DMA address checksum in the SDCRCR.

#### Recommendation

If an expected DMA address checksum is pre-calculated to test the DMA address generation, the user shall take note of the address translation to 32-byte aligned addresses when calculating the expected DMA address checksum from a cacheable DMA source address.

Alternatively, DMA read moves should be performed to non-cacheable source addresses (segments A and B).

# DMA TC.H011 DMA ADICRz.SHCT - Reserved Values

The DMA channel shadow control bit field DMA\_ADICRz.SHCT controls the function of the shadow address register. If software programs a reserved value in DMA\_ADICRz.SHCT, the DMA may deadlock the operation of the DMA.

Therefore, software shall not program DMA\_ADICRz.SHCT with the following reserved values:

- 0011<sub>R</sub> Reserved
- 0100<sub>B</sub> Reserved
- 0111<sub>R</sub> Reserved.

## DMA\_TC.H012 TCS Update in Halt State

If a DMA channel is in halt state,

- The DMA shall stop performing DMA moves to the destination location.
- Software may perform a background test on the destination location.
- · Software may modify the DMA channel Transaction Control Set (TCS).

#### Recommendation

If software modifies the DMA channel TCS, software shall only modify the DMA channel source address (DMA\_SADRz.SDAR) and the DMA channel destination address (DMA\_DADRz.DADR).

### **DMA TC.H013 MExSR.WS and MExSR.RS Status Bits**

As documented in the User's Manual, the Move Engine (ME) status bits RS/WS in register MExSR are set when the ME is performing a read move or DMA write move. This means:

- MExSR.RS = 1<sub>B</sub> when the ME is performing a DMA read move for the active DMA channel.
- MExSR.WS = 1<sub>B</sub> when the ME is performing a DMA write move for the active DMA channel.

It should be noted that the setting of these bits is not restricted to DMA read move and DMA write move. Additionally the status bits may be set when the ME is performing other operations:

- MExSR.RS = 1<sub>B</sub> when the ME is loading a new Transaction Control Set in a linked list.
- MExSR.WS = 1<sub>B</sub> when the ME is writing a DMA timestamp.

Note: The additional setting of the ME status bits may be observed when debugging the operation of the DMA. There is no effect on the operation of the DMA.

## **DMA\_TC.H014** DMARAM Error Interrupt Service Request

If the DMA is enabled to trigger a RAM error interrupt service request (DMA\_EERx.ERER =  $1_B$ ) and the DMA detects a fault during a DMARAM read access, it will correctly store the error status (DMA\_ERRSRx.RAMER =  $1_B$ ) and trigger an error interrupt service request.

However, if the MTU is not clocked, the DMA will trigger an error interrupt service request for all subsequent accesses to DMARAM.

#### Recommendation

The MTU must be clocked to prevent the erroneous triggering of RAM error interrupt service requests.

## **DMA TC.H015** DMARAM Address Integrity Errors

DMARAM address integrity errors are routed to the Safety Management Unit (SMU) via the Memory Test Unit (MTU).

#### Recommendation

The MTU must be clocked in order for the system to capture DMARAM address integrity errors.

If the application software receives notification of an alarm, the application software shall first check which alarm is set inside the SMU by reading the SMU alarm status registers. If the alarm is ALM4[18] (MISC alarm, SRAM address alarm), the software should check which MBIST controller is the source of the alarm. The application software must resolve the alarm in accordance with the AURIX Safety Manual (AP32224).

## **DMA\_TC.H016** DMARAM ECC Error Disable

If software disables SPB bus errors caused by DMARAM ECC errors (DMA\_MEMCON.ERRDIS =  $1_B$ ), the DMA will not correctly acknowledge a Read Modify Write (RMW) access on the SPB bus.



#### Recommendation

The application software must always enable the reporting of SPB errors (DMA\_MEMCON.ERRDIS =  $0_B$ ; default after reset).

## DMA TC.H017 DMA Channel Request Control - Documentation Update

The following text (located below figure "Channel Request Control" in section "DMA Channel Request Control" of the DMA chapter in the User's Manual):

"If CHCFGRz.PRSEL = 1 in the current DMA channel z can bypass the ICU and trigger a DMA hardware request in the next lower DMA channel z-1. The latency to service a DMA channel z-1 request is reduced. DMA channel z interrupt service requests are disabled."

#### should read as:

"If DMA\_CHCFGRz.PRSEL = 1 is selected in the current DMA channel z, a DMA channel trigger can bypass the ICU and trigger a DMA hardware request in the next lower DMA channel z-1. The latency to service a DMA channel z-1 request is reduced. DMA channel z interrupt service requests are disabled."

# <u>DSADC\_TC.H002</u> Influence of Temperature on DC Offset Error EDOFF (calibrated)

The performance of the DSADC can be improved by applying some calibration techniques to compensate temperature effects.

E.g. parameter "DC Offset Error" (symbol EDOFF) may exceed the specified Data Sheet value of ±5 mV (test condition = calibrated) when temperature has changed by more than approximately 20 °C after calibration.

#### Recommendation

To compensate temperature effects it is recommended to repeat the calibration sequence when the device temperature has changed by approximately 20 °C. (see section "Calibration Support" in DSADC chapter of the User's Manual).

## **DSADC TC.H003** FIR Filters not reset when Integration starts

When the integration window is started, the CIC filter and the integrator are reset. However, the FIR filters are not reset in this case.

If the FIR filters are active, the time delay to the first result value is not constant, but is shortened by 1/4, 2/4, or 3/4 of a result data period, depending on the current state of the FIR filters.

For repeated measurements, this may cause a timing jitter from the start of the integration window until the first result is available.

#### Recommendation

To compensate the effect on the discard phase, the number of values discarded may be increased by 1 (bit field NVALDIS in register IWCTRx).

In case the jitter in the result timing is not tolerable,

- either do not use the FIR filters and perform integration by software,
- or force a reset of the entire chain including the FIR filters by switching off/on the corresponding CHxRUN bit in register GLOBRC e.g. via DMA.

# **DSADC\_TC.H004** Full-scale Values produced by On-chip Modulator

Due to SNR improvements, the full-scale values produced by the on-chip modulator in this device step differ by a factor of about 2 from previous device steps, as shown in the following table. See also chapter "Filter Configuration and Control", subchapter "Recommended Settings" in the User's Manual.

Table 31 Full-scale Values produced by On-chip Modulator

Full-Scale Values	Device Step ≥ BA	Device Step = Ax
Uncalibrated average value	± 3600 <sub>D</sub> (0E10 <sub>H</sub> / F1F0 <sub>H</sub> )	
Value used in example calculation to avoid filter overflows	± 3800 <sub>D</sub> (0ED8 <sub>H</sub> / F129 <sub>H</sub> )	± 1900 <sub>D</sub> (076C <sub>H</sub> / F894 <sub>H</sub> )

#### Recommendation

For this device step, use the value of  $3800_D$  to calculate the setup of the filter chain. To avoid overflow and clipping of values within the filter chain, the magnitude of the result values must not exceed  $\pm~2^{15}$  at any stage.

When migrating from previous design steps, the increased output amplitude of this design step may be compensated by the data shifter setting (FCFGMx.FSH =  $0_B$  instead of  $1_B$  in the example given in the User's Manual).

## **DSADC TC.H005** Data Strobe Setting for On-chip Modulator

In this device step, the improved on-chip modulator uses the rising edge of the modulator clock to transfer the data values to the digital filter chain. To ensure proper reception of this data, the filter chain must evaluate the data values with the **falling** edge of the modulator clock.

#### Recommendation

Bitfield STROBE in register DICFGx must be set to 0010<sub>B</sub>.

The description of bitfield DICFGx.STROBE will be adjusted accordingly in the next revision of the User's Manual as shown in **Table 32**.

Table 32 DICFGx (Demodulator Input Configuration Register x), Bitfield STROBE

Field	Bits	Type	Description		
STROBE	[23:20]	rw	Data Strobe Generation Mode		
			0000 <sub>B</sub> No data strobe		
			<b>0010</b> <sub>B</sub> Direct clock, a sample trigger is generated at each <b>falling</b> clock edge		
			Other combinations are reserved		

## **DSADC\_TC.H006** Avoiding Intermediate States

The DSADC may experience unintended intermediate states in the two scenarios identified below. To avoid these states, consider the following recommendations:

## Intermediate States due to External Signals

External control signals are not specially filtered. Therefore, glitches on those external signals may also affect the internal functions controlled by them.

To ensure proper operation of the externally controlled functions, it is recommended to provide glitch-free control signals.

The following input signals should be considered:

- Trigger inputs (ITRxy)
- External carrier sign (SGNA, SGNB)

Alternatively, internal signal sources can be selected for the respective functions.

## Intermediate States during Configuration

Similarly, it is recommended to change configurations only while modulator and channel are stopped.

This avoids unintended intermediate states.

Recommended sequence:

- Write the static configuration while modulator and demodulator are disabled (GLOBRC.MxRUN = 0<sub>B</sub>, GLOBRC.CHxRUN = 0<sub>B</sub>)
- 2. Enable the modulator (GLOBRC.MxRUN =  $1_B$ ) and wait for the modulator to settle (see Data Sheet, parameter "Modulator settling time"  $t_{MSET}$ )
- 3. Enable the demodulator (GLOBRC.CHxRUN =  $1_B$ )

# **DSADC\_TC.H007** Dithering Control

The dithering feature reduces the idle tones caused by low-frequency input signals and minimizes the dead-zone.



After reset, dithering is enabled, but the dithering trim value is 000<sub>B</sub> (minimum intensity).

#### Recommendation

To optimize the effect, it is recommended to select a higher dithering intensity:

- DITRIM = 001<sub>B</sub> (low intensity) ensures the conversion performance (SNR) in all cases, but leaves a residual dead-zone of approximately 2 mV.
- DITRIM = 011<sub>B</sub> (medium intensity) reduces the residual dead-zone below -80 dB.

In this case, the voltage of the input signal must not exceed 90% of the reference voltage and an oversampling rate of OSR  $\geq$  200 is required to achieve an SNR of 80 dB.

### **DSADC TC.H008 DSADC Gain Calibration Procedure**

In order to improve the overall accuracy of the DSADC, an algorithm for the gain calibration using the High-Precision Square wave Generator (HPSG) is proposed in section "Gain Calibration Support" of the User's Manual.

The calibration is done by following the sequence for measuring the output signal of the HPSG as described in the User's Manual. After enabling the calibration mode, the HPSG needs up to half a period for settling. In order to achieve a reproducible result it is highly recommended to read a sequence of values for at least two full periods. Then evaluate a complete period e.g. between two rising edges of the square wave for calculating the amplitude of the waveform and go on with the calculation as proposed in the User's Manual.

For your reference, the corresponding bullet points are copied from the description in the Users Manual and extended accordingly:

- Enable gain calibration mode (MODCFGx.GCEN = 1)
- Determine the actual amplitude by converting the high level and the low level of the square wave signal. Result = AM.
  - Read a sequence of result values for at least two full periods.
  - Then evaluate a complete period e.g. between two rising edges of the square wave for calculating the amplitude of the waveform



 Ignore the values close to the signal transitions to exclude the overshoots/undershoots caused by the Gibbs phenomenon (see Figure in User's Manual).

**–** ...

### DTS TC.H001 Update of Bit DTSSTAT.BUSY

The following statement in the description of bit BUSY in register DTSSTAT in the SCU chapter "Die Temperature Measurement" is incorrect:

Note: This bit is updated 2 cycles after bit DTSCON.START is set.

#### Correction

The correct description is as follows:

Note: This bit is updated 7 cycles after bit DTSCON.START is set.

## EBU TC.H013 EBU USERCON Upper Half-word - Documentation Update

In EBU chapter "Test/Control Configuration Register, USERCON" of the User's Manual, the correlation between the upper half-word EBU\_USERCON.[31:16] of the register image and its description should be as follows:

- ADDIO should be bits USERCON.[19:16] in the register image (rw field)
- Bits USERCON.[27:20] in the register image should be reserved (r field)
- Bits USERCON.[29:28] should be BCEN in the register description (rw field)

The updated register image of the upper half-word of EBU\_USERCON is shown in **Table 33**, the updated description in **Table 34**:

# Table 33 EBU\_USERCON - Register Image Upper Half-word

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADD	AD	BC	ΞN					RES	3				ADI	OIO	
LSW	VIO														
rw	rw	rw						r						rw	

Table 34 EBU USERCON - Register Description Upper Half-word

Field	Bits	Type	Description
ADDIO	19:16	rw	Address Pins to GPIO Mode
			- Description see User's Manual -
RES	27:20	r	Reserved
BCEN	29:28	rw	Byte Control Enable
			- Description see User's Manual -
ADVIO	30	rw	ADV Pin to GPIO Mode
			- Description see User's Manual -
ADDLSW	31	rw	Enable Address LSW, A(15:0) for GPIO
			- Description see User's Manual -

### EBU TC.H014 Reset of EBU Registers

In chapter "EBU Registers" of the User's Manual, the sentence "All registers are reset by the module reset" is incorrect.

Unlike other modules, the EBU does not have KRST\* registers and thus no module reset functionality. All EBU registers are reset by Application Reset.

# EMEM\_TC.H002 EMEM will raise ECC errors when not properly initialized

Note: This application hint only applies to ADAS or Emulation Devices (ED).

After power-on the RAM contents is random. This causes ECC errors when data is read from a 256 bit wide RAM line, which was not initialized by writing before.

#### Recommendation

Initialize 256-bit EMEM RAM lines by writing to them. The full 32-byte address aligned line can be written in an arbitrary way. The minimum initialization is at least one write (e.g. a byte) in the lower 128-bit and one in the upper 128-bit part of the 256 bit wide RAM line.

## **EMEM\_TC.H003** Handling of Register TILECONFIGXM

Note: The following description only applies to ADAS and Extended SRAM versions of TC29x.

The register description for the TILECONFIGXM register in the Extended Memory (EMEM) section of the TC29x User's Manual is missing some bit fields.

These are the bit fields corresponding to the following bit fields in an Emulation Device:

Table 35 TILECONFIGXM (Extended Tile Configuration Register) - Complementary Description

Field	Bits	Type	Description
XTM0	[17:16]	w	see Note
XTM1	[19:18]	w	see Note
0	[31:20]	r	Reserved; should be written with 0

Note: User software should only write the value  $01_B$  to avoid interference with debug tool operation.

# ENDINIT\_TC.H001 Endinit Protection for Registers KRST0, KRST1, KRSTCLR

The access protection symbol 'E' to indicate Endinit-protection is missing in column "Access Mode - Write" in table "Register Overview" in the User's Manual for the following registers:

- KRST0, KRST1, KRSTCLR
   of the following modules (if implemented):
- · E-Ray, ETH, PSI5.

## ETH\_AI.H001 Sequence for Switching between MII and RMII Mode

When switching between MII and RMII mode is required, the ETH module must be clocked (MII: RXCLK and TXCLK; RMII: REFCLK) and be in a defined state to avoid unpredictable behavior.

Therefore, it is recommended to use the defined sequence listed below:

- 1. Finish running transfers and make sure that transmitters and receivers are set to stopped state:
  - a) Check the RS and TS status bit fields in register ETH\_STATUS.
  - b) Check that ETH\_DEBUG register content is equal to zero. Note: it may be required to wait 70 f<sub>SPB</sub> cycles after the last reset before checking if ETH\_DEBUG.RXFSTS is zero.
- Wait until a currently running interrupt is finished and globally disable interrupts.
- 3. Apply kernel reset to ETH module:
  - a) Deactivate Endinit protection, as registers KRST0/1 and KRSTCLR can only be written in Supervisor Mode and when Endinit protection is not active.
    - Write to corresponding RST bits of KRST0/1 registers to request a kernel reset. The reset status flag KRST0.RSTSTAT may be cleared afterwards by writing to bit CLR in the KRSTCLR register.
    - Re-activate Endinit protection.
  - b) Wait 70 f<sub>SPB</sub> cycles, then check if ETH\_DEBUG.RXFSTS is zero.
- 4. Initialize the new mode (MII or RMII) in bit field GPCTL.EPR.
- 5. Apply software reset by writing to the ETH\_BUS\_MODE.SWR bit. Wait 4  $f_{SPB}$  cycles, then check if ETH\_BUS\_MODE.SWR =  $0_B$ .

## ETH\_TC.H001 ETHMDIO on P21.1 not to be used for productive systems

Unlike the other mapping options for signal ETHMDIO, P21.1 does not have the hardware direction control functionality to automatically switch the direction of ETHMDIO.

Therefore, do not use ETHMDIO on P21.1 in productive systems.



Instead, use the ETHMDIO mappings on P00.0, P12.1, or P21.3 (availability depends on device version and package pin count, see product documentation).

Changing the driver setting of pin P21.1 to speed grade 4 (in P21 Pad Driver Mode register) may allow the external PHY to overdrive the MDIO line. However, this configuration must not be used for productive systems.

## ETH TC.H002 Minimum operation frequency for Ethernet MAC

When using the Ethernet MAC module, f<sub>RAM</sub>must not be lower than 120 MHz.

#### Recommendation

Use  $f_{SPB} \ge 60$  MHz and do not enable the Module Clock Divider, i.e. leave bit ETH\_GPCTL.DIV =  $0_B$  (default after reset).

## ETH\_TC.H003 Interrupt Generation by Wake-up or Magic Packet Frames

In order to properly wake up by network (remote) wake-up frames or AMD Magic Packet, the SPB clock must not be switched off.

#### Recommendation

Therefore, keep the Module Disable Request Bit CLC.DISR =  $0_B$ .

# FLASH TC.H007 Advice for using Suspend and Resume

As documented in the User's Manual section "Operation Suspend and Resume", an operation is suspended by writing '1' to MARD.SPND. The Flash operation stops when it reaches an interruptible state. After that the flag FSR.SPND is set and BUSY is cleared.

The 1-to-0 transition of MARD.SPND alone is not indicating if the suspend request has been executed and the Flash can accept a new command. The BUSY flags have to be checked to determine if the Flash is still busy with the



current operation. Only after the 1-to-0 transition of the BUSY flags the flag FSR.SPND indicates if the operation has finished or if it is in suspended state.

The following recipe describes the best practice for using suspend and resume.

### Suspending an Erase Operation

In case of a request for suspending an ongoing erase operation:

As documented in the User's Manual: Please ensure that between start or resume of an erase process and the suspend request normally at least ~1 ms erase time can pass.

- Check if the corresponding BUSY flag has already cleared. If yes, no suspend is necessary.
- Request the suspend with control flag MARD.SPND = 1<sub>B</sub>.
- Wait until the BUSY flag clears.
- After that check FSR.SPND. If this is 1<sub>B</sub> then the operation was suspended and needs to be resumed later. If this is 0<sub>B</sub> the operation has already finished, therefore no resume is necessary.
- Now new Flash operations are allowed with the restrictions documented in User's Manual section "Operation Suspend and Resume".

Note for PFlash erase operations in bank x that PxBUSY and D0BUSY are set at the beginning. The D0BUSY is cleared early after updating the Erase Counters, and PxBUSY is cleared when the erase operation has finished. Therefore, for PFlash the PxBUSY flag has to be used. (Polling for PxBUSY and DxBUSY can be a generic solution for suspend sequences before checking the SPND state.) Interrupt driven software receives two interrupts!

## **Resuming a Suspended Erase Operation**

The resume of the suspended erase operation is done in these steps:

- · Resume the operation with the command sequence "Resume Prog/Erase".
- Wait until FSR.SPND is 0<sub>B</sub>.
- After that wait for the end of the operation signalled by BUSY going to 0<sub>B</sub>.

# **Suspending a Program Operation**

In case of a request for suspending an ongoing programming operation:

Request the suspend with control flag MARD.SPND = 1<sub>B</sub>.



- Wait until the BUSY flag clears.
- After that check FSR.SPND. If this is 1<sub>B</sub> then the operation was suspended and needs to be resumed later. If this is 0<sub>B</sub> the operation has already finished, therefore no resume is necessary.
- Now new Flash operations are allowed with the restrictions documented in User's Manual section "Operation Suspend and Resume".

## **Resuming a Suspended Program Operation**

The resume of the suspended programming operation is done in these steps:

- Resume the operation with the command sequence "Resume Prog/Erase".
- Wait until FSR.SPND is 0<sub>B</sub>.
- After that wait for the end of the operation signalled by BUSY going to 0<sub>B</sub>.

# <u>FLASH TC.H008</u> Understanding Flash Retention/Endurance Figures in the Data Sheet

Flash retention/endurance is documented in the Data Sheet by the following parameters

- Program Flash Retention Time t<sub>RET</sub> for PFlash,
- UCB Retention Time t<sub>RTU</sub> for the UCBs,
- Data Flash Endurance per EEPROMx sector N<sub>E EEP10</sub> for DFlash0,
- Data Flash Endurance per HSMx sector N<sub>E HSM</sub> for DFlash1 (if available).

#### Retention

To emphasize the importance of retention, the PFlash and UCB parameters are described as retention time under the condition of a maximum number of cycles.

The value "Min. x years" has to be interpreted as: the data retention is at least x years, i.e. x years or longer after the last programming data stays readable.

The condition "Max. y erase/program cycles" means: this data retention figure is valid if there were not more than y erase/program cycles.

#### **Endurance**

For the DFlash the endurance is most important, therefore as parameter the number of cycles under the condition of the retention is given.

The value "Min. x cycles" has to be interpreted as: at least x cycles can be applied.

The condition "Max. data retention time y years" means: this endurance figure is valid if the expected data retention after the last programming is maximum y years.

Note: As general remark, these figures are only valid if the parameters given in the Data Sheet are adhered to in their entirety.

## FLASH TC.H009 PFlash Operations Concurrent to DF1 Operations

Note: The effect described in the following affects only devices with activated HSM.

In the PMU chapter, the User's Manual describes under the headline "Time Slice Control" in chapter "HSM Command Interface" how time slicing is used to share common Flash resources between operations by the host in DF0 and by the HSM in DF1.

In order to ensure isolation of HSM DF1 operations from the host side, the PMU doesn't prevent concurrent operations of PFlash and DF1. This mode is however considered as operation "out of specification". The correct functionality of the operations is ensured but their timing can deviate from Data Sheet values.

Notably parameter "PFlash suspend to read latency"  $t_{\text{SPNDP}}$  may increase to ~ 5 ms. Due to time slicing the duration of PFlash operations is increased as described in the User's Manual for the DF0/DF1 concurrency.

#### Recommendation

Don't let HSM perform DF1 operations while the host performs Flash operations in the PFlash. In typical applications this is anyhow ensured because HSM needs to execute from its RAM during ongoing PFlash operations as these prevent read access to its code sectors.



# FlexRay\_AI.H004 Only the first message can be received in External Loop Back mode

If the loop back (TXD to RXD) will be performed via external physical transceiver, there will be a large delay between TXD and RXD.

A delay of two sample clock periods can be tolerated from TXD to RXD due to a majority voting filter operation on the sampled RXD.

Only the first message can be received, due to this delay.

To avoid that only the first message can be received, a start condition of another message (idle and sampling '0' -> low pulse) must be performed.

The following procedure can be applied at one or both channels:

- wait for no activity (TEST1.AOx=0 -> bus idle)
- set Test Multiplexer Control to I/O Test Mode (TEST1.TMC=2), simultaneously TXDx=TXENx=0
- wait for activity (TEST1.AOx=1 -> bus not idle)
- set Test Multiplexer Control back to Normal signal path (TEST1.TMC=0)
- wait for no activity (TEST1.AOx=0 -> bus idle)

Now the next transmission can be requested.

# <u>FlexRay\_Al.H005</u> Initialization of internal RAMs requires one eray\_bclk cycle more

The initialization of the E-Ray internal RAMs as started after hardware reset or by CHI command CLEAR\_RAMS ( $SUCC1.CMD[3:0] = 1100_B$ ) takes 2049 eray\_bclk cycles instead of 2048 eray\_bclk cycles as described in the E-Ray Specification.

Signalling of the end of the RAM initialization sequence by transition of MHDS.CRAM from  $\mathbf{1}_B$  to  $\mathbf{0}_B$  is correct.

## FlexRay\_Al.H006 Transmission in ATM/Loopback mode

When operating the E-Ray in ATM/Loopback mode there should be only one transmission active at the same time. Requesting two or more transmissions in parallel is not allowed.

To avoid problems, a new transmission request should only be issued when the previously requested transmission has finished. This can be done by checking registers  $\mathtt{TXRQ1/2/3/4}$  for pending transmission requests.

## FlexRay\_Al.H007 Reporting of coding errors via TEST1.CERA/B

When the protocol engine receives a frame that contains a frame CRC error as well as an FES decoding error, it will report the FES decoding error instead of the CRC error, which should have precedence according to the non-clocked SDL description.

This behaviour does not violate the FlexRay protocol conformance. It has to be considered only when TEST1.CERA/B is evaluated by a bus analysis tool.

# FlexRay Al.H009 Return from test mode operation

The E-Ray FlexRay IP-module offers several test mode options

- Asynchronous Transmit Mode
- · Loop Back Mode
- RAM Test Mode
- I/O Test Mode

To return from test mode operation to regular FlexRay operation we strongly recommend to apply a hardware reset via input eray\_reset to reset all E-Ray internal state machines to their initial state.

Note: The E-Ray test modes are mainly intended to support device testing or FlexRay bus analyzing. Switching between test modes and regular operation is not recommended.



# <u>FlexRay\_Al.H011</u> Behavior of interrupt flags in FlexRay™ Protocol Controller (E-Ray)

In the corner case described below, the actual behavior of the interrupt flags of the FlexRay<sup>™</sup> Protocol Controller (E-RAY) differs from the expected behavior.

Note: This behaviour only applies to E-RAY interrupts INTO and INT1. All other E-RAY interrupts are not affected.

### **Expected Behavior**

When clearing an interrupt flag by software, the resulting value of the flag is expected to be zero.

A hardware event that occurs afterwards then leads to a zero to one transition of the flag, which in turn leads to an interrupt service request.

#### **Actual Behavior in Corner Case**

When the interrupt flag is being cleared by software in the same clock cycle as a new hardware event sets the flag again, then the hardware event wins and the flag remains set without being cleared.

As interrupt requests are generated only upon zero to one transitions of the flag, no interrupt request will be generated for this flag until the flag is successfully cleared by software later on.

#### Workaround

After clearing the flag, the software shall read the flag and repeat clearing until the flag reads zero.

# FlexRay\_TC.H002 Initialization of E-Ray RAMs

After Power-on reset the ECC codes in the E-Ray RAMs may be set to an arbitrary state. Therefore the E-Ray RAM must be cleared and the ECC codes set to a defined state to avoid unintended traps.

To achieve this the following alternative methods are proposed:



### Method 1 using the MTU/MBIST:

Clear all E-Ray RAMs and the related ECC code storage by executing
writes to all RAM locations using the AURIX MBIST engine.
The MBIST engine supports filling the E-Ray RAM with ECC-correct
patterns. For this purpose the AURIX MBIST auto-initialization algorithm
can be used. See section "Filling a Memory with Defined Contents" in the
corresponding User's Manual/Target Specification.

The following E-Ray RAM blocks have to be initialized with correct data:

- Output Buffer
- Input Buffer
- Message Buffers
   The MBIST function to be executed for each buffer is the same, only the function parameters have to be adapted.
- Execute one read from each E-Ray RAM block using the AURIX MBIST engine (reading from all E-Ray RAM locations is an alternative but not necessary solution). For this purpose the AURIX MBIST engine can also be used.
- Insert at the end of all MBIST function calls a status check, which makes sure that the launched MBIST tests are finished (check MSTATUS.DONE status flag).
- Clear all ECC error flags in the E-Ray module: these are flag EERR in register EIR, flags EIBF, EOBF, EMR, ETBF1, ETBF2 in register MHDS. The flags are cleared by writing a '1' to the according bit position in the flag register.

After these steps the E-Ray RAM can be used for further operation, for example for initialization of the E-Ray buffer.

# Method 2 using "CLEAR RAMS" Command:

Step 1 to 4: Enable the clock of the module:

- 1. Remove EINIT protection for the writing of the CLC register.
- · 2. Enable the clock in the CLC register.
- 3. Read the CLC register.
- 4. Enable the EINIT protection.

Enable the test mode, check if the state of the module is according to the expected settings and start clearing the RAMs.



- 5. Take care of the unlock sequence. See description of LCK.TMK and TEST1.WRTEN in User's Manual:
  - Test Mode Key: To set bit TEST1.WRTEN the write operation has to be directly preceded by two consecutive write accesses to the Test Mode Key.
  - If the write sequence is interrupted by other write accesses between the second write to the Test Mode Key and the write access to the TEST1 register, bit TEST1.WRTEN is not set to 1 and the sequence has to be repeated.

First write: LCK.TMK =  $75_H$  = 0111 0101<sub>B</sub> Second write: LCK.TMK =  $8A_H$  = 1000 1010<sub>B</sub>

Second write: TEST1.WRTEN = 1<sub>B</sub>

- 6. Check if CCSV.POCS is either 0x0 (DEFAULT\_CONFIG) or 0xF (CONFIG). If not in any of these states, perform the according command to get to CONFIG state.
- 7. Check if SUCC1.PBSY is equal 0x0. If 0x1 wait until 0x0.
- 8. Set SUCC1.CMD to 0xC meaning that the CLEAR\_RAMS command is entered.
- 9. Read SUCC1.CMD. If 0x0 the command has not been accepted. Repeat up from step 7. Otherwise continue.
- 10. Wait 1024 module cycles.
- 11. Enable RAM Test mode: TEST1.TMC = 01<sub>B</sub>. This mode enables access
  of all RAM blocks in E-Ray modules to the host.
- 12. CUST1.IBF1PAG := 1<sub>B</sub>
- 13. CUST1.IBF2PAG := 1<sub>B</sub>.
- 14. Repeat steps 7 to 10.
- 15. Read at least one address in all the RAM blocks within E-Ray module.
- 16. Switch off Test mode: TEST1.WRTEN = 0<sub>B</sub>
- 17. Clear ECC error flags in MHDS and EIR registers
- 18. From here you can start the normal initialization process of the module.

## FPI\_TC.H002 Write Access to Register ACCEN1

The ACCEN1 (Access Enable Register 1) registers in the AURIX™ devices are reserved for future expansion. The bits in the ACCEN1 registers are described



as "Reserved", read-only. There is no need for software to configure (write to) the ACCEN1 registers.

Note: For a write access to the ACCEN1 registers in the following modules, a bus error will be generated: MTU, SMU, ETH, I2C, FFT, CIF.

### GPT12 TC.H001 Timer T5 Run Bit T5R - Documentation Correction

In the current version of the User's Manual, the lines for  $T5R=0_B$  and  $T5R=1_B$  in the register description of the Timer T5 Run Bit (T5R) erroneously have been swapped.

#### Correction

The correct behavior of bit T5R is as shown in **Table 36**: T5R= $0_B$  (Timer T5 stops; default after reset), T5R= $1_B$  (Timer T5 runs).

Table 36 Timer T5 Control Register T5CON, Bit T5R - Correction

Field	Bits	Type	Description
T5R	6	rw	Timer T5 Run Bit
			0 <sub>B</sub> Timer T5 <b>stops</b>
			1 <sub>B</sub> Timer T5 <b>runs</b>
			Note: This bit only controls timer T5 if bit T5RC = 0.

GTM TC.H003 Typo: GTM Chapters "Multi Channel Sequencer (MCS)" and "Memory Configuration (MCFG)" sometimes use "MSC" instead of "MCS"

Due to an editorial issue, in chapters "Multi Channel Sequencer (MCS)" and "Memory Configuration (MCFG)" sometimes the term "MSC" is erroneously used instead of "MCS" within the text and in figure/section titles.

Note: The register names defined in these chapters are correct, such that register definition files extracted from these chapters will include the correct register names.

## <u>GTM\_TC.H004</u> Correction to Bit Fields GTM\_TIMi\_IN\_SRC.VAL\_x

In the description of bit field VAL\_0 in register GTM\_TIMi\_IN\_SRC in the User's Manual, the encoding  $01_B$  was erroneously repeated while  $10_B$  and  $11_B$  were missing.

The correct description is included in the following **Table 37**. As the description of bit fields VAL\_x, x>0 refers to VAL\_0, this description is valid for all VAL\_x bit fields in registers GTM\_TIMi\_IN\_SRC.

Table 37 Corrected Description of Bit Field VAL\_0 in Registers GTM\_TIMi\_IN\_SRC

Field	Bits	Туре	Description
VAL_0	[1:0]	rw	Value to be fed to Channel 0 multicore encoding in use (VAL_x(1) defines the state of the signal)  00 <sub>B</sub> State is 0 (ignore write access)  01 <sub>B</sub> Change state to 0  10 <sub>B</sub> Change state to 1  11 <sub>B</sub> State is1 (ignore write access)

# <u>GTM\_TC.H005</u> External Capture in TIM Pulse Integration Mode (TPIM)

In table "TIM integration Mode" in section "External Capture in TIM Pulse Integration Mode (TPIM)" of the GTM chapter in the User's Manual, the information that CNT is cleared upon external capture is missing in column "Action description".

The corrected **Table 38** is shown below:

Table 38 TIM integration Mode

Inputsignal F_OUTx	selected CMU clock	External capture	ISL	DSL	Action description
0	1	0	-	0	CNT++
1	1	0	-	0	no



Table 38 TIM integration Mode (cont'd)

Inputsignal F_OUTx	selected CMU clock	External capture	ISL	DSL	Action description
1	1	0	-	1	CNT++
0	1	0	-	1	no
-	-	rising edge	-	-	do GPRx capture; issue NEWVAL_IRQ; <b>CNT = 0</b>
-	0	0	-	-	no

## GTM TC.H006 AEI to FIFO Data Interface (AFD1) Registers

The description of the registers GTM\_AFD1\_CHx\_BUF\_ACC (x=0-7) of the second instance (AFD1) of the AEI to FIFO Data Interface (AFD) is missing in the GTM chapter of the User's Manual.

The registers of AFD1 and their function are identical to the registers of AFD0.

The only difference is the difference in the offset address by 0x4000 as described in Table "Address Overview" in the GTM chapter of the User's Manual (see extract in **Table 39** below):

Table 39 Address Overview - AFD Submodules

Submodule	Base address (to be added to GTM based address)		
AFD0	0x00018000		
AFD1	0x0001C000		

# **GTM\_TC.H007** GTM to CAN Timer Triggers

The CAN transmit trigger inputs of the individual CAN nodes are connected to GTM trigger outputs as specified in table "CAN Transmit Trigger Inputs" in the MultiCAN+ chapter of the User's Manual.

The corresponding GTM TOM/ATOM channel is selected in register GTM\_CANOUTSEL as specified in tables "CAN Timer Triggers" in the GTM

chapter. Note that not all specified SELx bit fields in register CANOUTSEL are used for trigger selection.

The following GTM to CAN connections are implemented:

Table 40 GTM to CAN Connections in TC29x

CAN Node	GTM Trigger Selection via Bit Field
CAN Node 0	CANOUTSEL.SEL0
CAN Node 1	CANOUTSEL.SEL1
CAN Node 2	CANOUTSEL.SEL2
CAN Node 3	CANOUTSEL.SEL3
CANR Node 0	No GTM trigger
CANR Node 1	No GTM trigger

## **GTM TC.H008** Correction to Figure "SPE to TOM Connections"

In figure "SPE to TOM Connections" in the GTM chapter of the TC29x User's Manual, the signal originating from block TOM\_CH2 is incorrectly shown as TOM[i]\_CH2\_TRIG\_CCU0.

The correct signal originating from block TOM\_CH2, as shown in figure "SPE Submodule architecture" and documented in the description of register GTM\_SPEi\_CTRL\_STAT for TRIG\_SEL = 11<sub>R</sub>, is TOM[i]\_CH2\_TRIG\_CCU1.

# <u>GTM\_TC.H011</u> First CM0 updates in case of SR0=1 and (A)TOM used as Triggered Channel

In case the CM0 register should be updated from the shadow register with 1, the Force Update mechanism (FUPD(x) signal) has to be enabled on the (A)TOM channel. Otherwise the first edge triggered from CM0 will not be generated after 1 appears in CM0.



## <u>GTM\_TC.H014</u> Synchronous Bridge Mode Restrictions

The reset value for register GTM\_BRIDGE\_MODE is specified as 0400 1001<sub>H</sub>, and should never be changed according to the User's Manual, i.e. the AEI bridge should always operate in async bridge mode.

## **Exception**

In order to improve access latency, operation in synchronous bridge mode is possible if it is ensured that the SPB frequency is identical to the GTM frequency:

f<sub>SPB</sub> == f<sub>GTM</sub>

Sequence to configure the bridge in synchronous mode (pseudocode):

```
/* ensure that no data are read or written in the GTM */
if(fSPB == fGTM)
{
GTM_BRIDGE_MODE = 0x04011000; /* switch to sync mode, reset
bridge*/
while(GTM_BRIDGE_MODE & 0x100) /* wait till mode change
completed */
;
}
else
.
```

# GTM\_TC.H015 Register TIMi\_CHx\_CTRL - Correction to Register Image

The register image of register TIMi\_CHx\_CTRL (i=0) erroneously shows bit 19 as "Reserved" with type "r" (read only).

The register image of register TIMi\_CHx\_CTRL (i>0) erroneously shows bit 19 with type "r" (read only).



#### Correction

Actually, bit 19 has type "rw" and is correctly described in the register table as copied from the User's Manual in **Table 41** below:

Table 41 Bit EXT\_CAP\_EN in Register TIMi\_CHx\_CTRL

Field	Bits	Type	Description
EXT_CAP_EN	19	rw	Enables external capture mode
			The selected TIM mode is only sensitive to external capture pulses, the input event changes are ignored
			0 <sub>B</sub> External capture disabled
			1 <sub>B</sub> External capture enabled

## GTM\_TC.H016 Evaluating DSADC Signals SAULx/SBLLx

The DSADC provides the following signals to indicate whether the results of the parallel filter are outside the limits defined in the BOUNDSELx registers:

- Signal SAULx is active while the results are above the upper limit,
- Signal SBLLx is active while the results are below the lower limit.

In the GTM, these signals can be selected as TIM inputs in the DSADCINSEL register(s).

The rising edge of these signals is transformed to a pulse inside the GTM, so that it is not possible to directly measure the high/low phase of SAULx/SBLLx via TIM, but the duration between two rising edges.

# GTM\_TC.H017 Bit DXINCON.24 (DSS10) - Documentation Correction

In the register image of register DXINCON in the User's Manual, bit 24 is erroneously named DSS00 instead of DSS10.



#### Correction

The correct symbolic name for bit DXINCON.24 is DSS10, as listed in the table below the register image in the User's Manual:

Table 42 Register DXINCON - Data Source Select 1x Control

Field	Bits	Туре	Description
DSS1x	x+24	rw	Data Source Select 1x Control
(x = 0n)			

For TC29x, n = 5.

Note: The SFR C Header Definitions are not affected, as they are generated from the table (not from the register image).

# GTM TC.H018 TIM4 Mapping for CH7SEL = 1010<sub>B</sub> - Correction

In tables "TIM4 Mapping for BGA-nnn" (nnn = 292, 416, 516) in the GTM chapter of the User's Manual, for setting CH7SEL =  $1010_B$  erroneously P02.11 is listed in column "Pad / Input).

#### Correction

In this device step, for TIM4, setting CH7SEL = 1010<sub>B</sub> is "Reserved":

Table 43 TIM4 Mapping for BGA-292/416/516 - Correction

CH7SEL	Pad / Input	Name
1010 <sub>B</sub>	Reserved	-

Note: The connections for P02.11 listed in other parts of the TC29x documentation (e.g. tables "GTM to Port Mapping" of the GTM chapter, in the Ports chapter, and in the TC29x Data Sheet) are correct.

# <u>GTM\_TC.H020</u> GTM can cause unintended bus errors after enabling when SPB or GTM frequency is very low

When the SPB frequency is low compared to the CPU frequency, or the GTM frequency is low compared to the SPB frequency, the GTM can cause an FPI bus error when it is accessed too early after being enabled.

#### Recommendation

To avoid an FPI bus error, after enabling the GTM via the DISS bit in register CLC, a time delay of 10 SPB clock cycles and 10 GTM clock cycles must be inserted before accessing any GTM kernel register.

## HSCT\_TC.H003 Functionality of bit TX\_PWDPD

Bit TX\_PWDPD in register P21\_LPCR2 directly disables or enables the LVDS pull down.

The application software must disable the TX power down pull down after power-up. With a LVDS power down configuration, the pull down function must be enabled, if required.

# <u>HSCT\_TC.H005</u> Access to reserved address 0xF009 0060 when $f_{SPB} = f_{SRI}$

Unlike an access to other reserved addresses within the HSCT, an access  $a_x$  to address 0xF009 0060 will not result in a bus error when  $f_{SPB} = f_{SRI}$ .

If another HSCT access  $a_y$  follows back-to-back to  $a_x$ , a bus error will be generated for  $a_y$ , even if the access is to a valid address.

Note: With the default reset value of register CCUCON0 = 0202 0112<sub>H</sub>, i.e.  $f_{SRI} = 2 * f_{SPB}$ , these effects will not occur.

# **HSCT TC.H007** HSSL Integrated Phase Noise

The diagram below shows the phase noise characteristics at the SysClk output of the HSCT PHY in the master device.



- The Integrated Phase Noise I<sub>PN</sub> limit is violated. Target value is:
  - I<sub>PN</sub> = -58 dBc, corresponding to J<sub>ABS20</sub> = 14 ps<sup>1)</sup>
- The achieved value with max power pattern running on the master microcontroller is:
  - $I_{PN}$  = -43 dBc, corresponding to  $J_{ABS20}$  = 80 ps<sup>1)</sup>
- The achieved value with no application running on the master microcontroller is:
  - $I_{PN}$  = -49 dBc, corresponding to  $J_{ABS20}$  = 40 ps<sup>1)</sup>

Nevertheless, such a target value on the random jitter of the SysClk signal is only an intermediate specification. The real target to be respected in order to assure BER $_{20}$  of  $10^{-12}$  is the total jitter of the link. The total jitter target is met. Consistently, measurements on the HSSL/HSCT communication channel using the SysClk signal with  $I_{PN}$  from above show that the ultimate target of BER $_{20}$  =  $10^{-12}$  is met. In such a measurement setup, both the master and the slave are microcontrollers of the AURIX<sup>TM</sup> family.

The diagram below shows the phase noise density on the SysClk pin when no application pattern but only the HSSL/HSCT subsystem is running:

TC29x, ES-BB, BB 258/315 Rel. 1.7, 2019-06-24

<sup>1)</sup> integration range from 10 kHz to 10 MHz






Figure 8 Phase Noise Density on SysClk Output Pin

### Recommendation

When designing the PLL for an HSSL/HSCT ASIC, the values for  $I_{PN}$  and  $J_{ABS20}$  above and ultimately BER<sub>20</sub> =  $10^{-12}$  can be achieved with the following recommendations:

- DCO frequency = 640 MHz
- DCO free running phase noise @1 MHz ≤ -98 dBc
- PLL bandwidth = 1 MHz<sup>1)</sup>

Comprehensive information on this topic is provided in Application Note AP32292 "HSCT Jitter Considerations".

TC29x, ES-BB, BB 259/315 Rel. 1.7, 2019-06-24

the bandwidth can go as low as 200 kHz, at which point the DCO noise exceeds the reference noise

#### **HSCT TC.H008** Details on PLL Lock-in Time

The HSCT parameter "PLL lock-in time"  $t_{LOCK} \le 50~\mu s$  defined in the Data Sheet refers to the pure HSCT PLL lock time not including the internal voltage regulator (IVR) start-up time  $t_{IVR}$ .

In case of Master Mode the PLL reference clock is SysClk = 20 MHz. The total PLL lock time including the IVR start-up time is  $\leq$  70  $\mu$ s.

In case of a HSCT slave receiving SysClk = 20 MHz, the total PLL lock time including the IVR start-up time is  $\leq$  70  $\mu$ s.

In case of a HSCT slave receiving SysClk = 10 MHz, the PLL lock time is longer and the total time including the IVR start-up time is  $\leq$  100  $\mu$ s (see **Table 44**).

Table 44 Total PLL Lock-in Time for SysClk = 20 MHz and SysClk = 10 MHz

	Total PLL Lock-in Time (max.)			
SysClk	Master	Slave		
20 MHz	70 μs	70 μs		
10 MHz	not applicable	100 μs		

# <u>I2C\_TC.H001</u> I2C Module Behavior in OCDS Suspend Mode

The register bit CLC1.FSOE selects between Secure Clock Shut Off  $(FSOE=0_B)$  and Fast Clock Shut Off  $(FSOE=1_B)$  when entering the OCDS Suspend Mode.

In the current implementation, the behavior of the module upon an OCDS suspend request is as follows:

- In master mode, where the master generates the clock, the I2C module always stops immediately, independent of the setting of bit FSOE. The bus lines (SDA and SCL) are stalled, and it is likely that I2C protocol (e.g. SCL\_LOW / SCL\_HIGH) is not fulfilled in this case.
- In **slave** mode with **FSOE=0**<sub>B</sub>, the I2C module stops after an acknowledge has been sent on the bus, and then drives SCL low to delay operation.
- In slave mode with FSOE=1<sub>B</sub>, the I2C module immediately stops in any state, without generating/waiting for an acknowledge.



#### Recommendation

It is recommended to reset the system after the clock shut off and restart the I2C sequence again for further debugging and analysis.

## I2C TC.H002 Initialization of INC/DEC values in Slave mode

Baudrate generation is mainly used for master mode, but there is one corner case where a support of the baudrate generation is required in slave mode: when I2C is in slave mode with a pending transmit data request and FIFO is currently empty, then SCL is kept low until FIFO is filled after some time. Then transmit data is sent out immediately. SCL is kept low for a min. time of  $t_{\rm SU:DAT}$ .

#### Recommendation

It is recommended to program INC/DEC in slave mode also with values to ensure a suitable setup time for transmit data according  $t_{\text{SU:DAT}}$  of I2C standard.

The parameter  $t_{SU:DAT}$  is represented in the Infineon TC2xx Data Sheets as  $t_4$ .

In order to keep the set-up time,  $t_4$ , according to I2C standard, the baudrate generation is used to guarantee the delay on SCL. The formulas in the 3<sup>rd</sup> and the 4<sup>th</sup> column of **Figure 9** show how to configure DEC and INC for a given  $f_{\rm I2C}$  and the intended set-up time. The formulas in column Resulting  $t_4$  [µs] define the real value of  $t_4$  with the selected DEC and INC values.

The same value for DEC and INC as in master mode is not recommended and would lead to additional delay, as requested by the standard, in most cases.



MODE	$\min t_4[\mu s]$	DEC / INC	Resulting t <sub>4</sub> [µs] <sup>1)2)</sup>	
Standard	0.25	DEC = $\frac{8}{9}$ ((fI2C)×(t <sub>4</sub> )×INC+INC)	$C = INT \left( \frac{DEC + DEC(div)8}{INC} - 1 \right)$	28.13)
			$\frac{C}{f12C} = t_4$	28.14)
Fast	0.1		3)	
		DEC = $\frac{4}{5}$ ((fI2C)×(t <sub>4</sub> )×INC+INC)	$C = INT \left( \frac{DEC + DEC(div)4}{INC} - 1 \right) $	28.16)
			$\frac{C}{f12C} = t_4 \tag{3}$	28.17)
High	0.01			
speed		(28.18) DEC = INC+1	$C = INT \left( \frac{DEC}{INC} + 1 \right)$	28.19)
			$\frac{C}{f12C} = t_4 \tag{3}$	28.20)

<sup>1)</sup> The used abbreviation INT is the integer function.

# Figure 9 I2C Baudrate Generation Configuration for Slave Mode

In the following table some example settings are given to program INC  $\!\!/$  DEC.The used abbreviation INT is the integer function.

Table 45 INC/DEC Settings for Slave Mode

kernel _clk	el Standard Mode			Fast Mode			High-Speed Mode		
[MHz]	INC	DEC	t <sub>4</sub>	INC	DEC	t <sub>4</sub>	INC	DEC	t <sub>4</sub>
10	75	250	275 ns	100	240	200 ns	250	251	200 ns
50	20	249	260 ns	44	247	120 ns	250	251	40 ns
100	10	240	260 ns	55	528	110 ns	250	251	20 ns

# **I2C TC.H003** DMA Channel Configuration

The I2C module expects an acknowledge from the DMA after a data transfer to FIFO/from FIFO. But the DMA implemented in AURIX does not provide the

TC29x, ES-BB, BB 262/315 Rel. 1.7, 2019-06-24

<sup>2)</sup> The operator div denotes the integer division: a div b = greatest integer not greater than a/b.

<sup>3)</sup> SCL\_LOW\_LEN can not be greater than DEC.



acknowledge. If the CPU would have to provide it, this would make the use of a DMA pointless.

#### Recommendation

A linked list should be used to avoid that the CPU has to get active to provide the acknowledge. The DMA channel that serves I2C has to be configured with a linked list that first clears the interrupt by writing 0x0 to register ICR (Interrupt Clear Register) and second makes the FIFO-TX/RX transfer.

## **I2C TC.H004** Transfers of more than 32 Bytes

When the I2C module FIFO isn't serviced in time (send: filled with transmit data, receive: read the received data), an underflow/overflow event will lead to (TX\_END) abortion of the transmission, like specified in the User's Manual.

#### Recommendation

To avoid this behaviour the software shall be configured to transfer a maximum of 32 bytes per transfer.

If more than 32 bytes should be transmitted, the transmissions should be divided in maximum 32 data bytes per transfer.

# 12C TC.H005 FIFO Data is lost during Transaction RX->TX

When the I2C module is changing the state from receive to transmit mode, the FIFO is "flushed". This is needed in many cases due to the half duplex nature of the FIFO.

If the software does not proceed in the right sequence, this "flush" can lead to data loss.

#### Recommendation

To avoid loosing data when the FIFO is "flushed" the software should proceed as follows:



In a scenario where the device is addressed as slave and is asked to return data, this new data must be entered in the FIFO only after detection of the address and "end" indication, so the software shall wait for AM (Address Match) and TX\_END (Transmission End) interrupt requests and then can transfer the data to the FIFO or can trigger the DMA that fills the FIFO for the TX transfer.

## 12C TC.H008 Handling of RX FIFO Overflow in Slave Mode

If the I2C kernel has detected a RX FIFO overflow in slave mode, a RX\_OFL\_srq request in generated, the incoming character is discarded, and the kernel puts a not-acknowledge on the bus and changes to listening state.

However, it does not generate an EORXP\_ind signal, so that the remaining characters in the FIFO can not be moved out by means of data transfer requests.

#### Recommendation

Upon an RX FIFO overflow in slave mode, received data may be invalid. However, they may be read from the FIFO e.g. for analysis if required.

In order to flush the FIFO and correctly resume communication

- set bit RUNCTRL.RUN = 0<sub>B</sub> (switch to configuration mode),
- set bit RUNCTRL.RUN = 1<sub>B</sub> (participate in I2C communication).

# IOM\_TC.H001 How to clear the IOM\_LAMEWCm register

The Logic Analyzer Module Event Window Count Status register IOM\_LAMEWCm stores the window count value reached prior to being cleared in the LAM block once an event has been generated.

Writing to IOM\_LAMEWCm by software will result in a bus error.

The IOM\_LAMEWCm register can be reset (cleared) by software with a write to the IOM\_LAMCFGm or IOM\_LAMEWSm registers, e.g. by writing the same configuration data that have been read to either of these registers.



Note: The clock divider should be set to IOM\_CLC.RMC = 1 when configuring the IOM (see issue IOM\_TC.004 "Write to IOM register space when IOM\_CLC.RMC > 1").

#### IOM TC.H002 IOM Clock Control

Contrary to the named clocks given within the subsections of the IOM chapter, the entire IOM operates at the higher of the SPB or GTM clock frequencies. This may be further divided via the RMC bit field of the IOM\_CLC register, where the physical RMC value represents the divisor. For example, RMC =  $00000001_B$  divides clock by 1, RMC =  $00000010_B$  divides clock by 2, and so on. Note that RMC =  $000000000_B$  disables the clock.

See also the following revised description of the IOM\_CLC register.

## IOM Clock Control Register (IOM\_CLC)

The Clock Control Register CLC allows the programmer to adapt the functionality and power consumption of the module to the requirements of the application. The description below shows the clock control register functionality which is implemented in the BPI\_FPI for the module. Where a module kernel is connected to the CLC clock control interface, CLC controls the  $f_{\rm IOM}$  module clock signal, sleep mode and disable mode for the module.

Table 46 Description of Fields in IOM Clock Control Register (IOM\_CLC)

Field	Bits	Type	Description
DISR	0	rw	Module Disable Request Bit Used for enable/disable control of the module.  0 <sub>B</sub> Module disable is not requested 1 <sub>B</sub> Module disable is requested
DISS	1	rh	Module Disable Status Bit Bit indicates the current status of the module.  0 <sub>B</sub> Module is enabled  1 <sub>B</sub> Module is disabled



Table 46 Description of Fields in IOM Clock Control Register (IOM CLC) (cont'd)

Field	Bits	Type	Description
0	2	rw	Reserved
			Read as 0; should be written with 0.
EDIS	3	rw	Sleep Mode Enable Control
			Used to control module's sleep mode.
			0 <sub>B</sub> Sleep mode request is regarded. Module is
			enabled to go into Sleep Mode.
			1 <sub>B</sub> Sleep mode request is disregarded. Sleep Mode
			cannot be entered upon a request.
RMC	[15:8]	rw	Clock Divider Value in Run Mode
			$00000000_{\rm B}$ No clock signal $f_{\rm IOM}$ generated (default after reset)
			$00000001_B$ Clock $f_{IOM}$ = max $(f_{SPB}, f_{GTM})$ selected
			$00000010_B$ Clock $f_{IOM}$ = max $(f_{SPB}, f_{GTM})/2$ selected
			$00000011_{B}$ Clock $f_{IOM}$ = max $(f_{SPB}, f_{GTM})/3$ selected
			$11111111_B$ Clock $f_{IOM} = max (f_{SPB}, f_{GTM})/255$ selected
0	[31:16],	r	Reserved
	[7:4]		Read as 0; should be written with 0.

# IOM TC.H003 Configuration of LAMCFG.IVW and LAMEWS.THR

As shown in figure "Logic Analyzer Module (LAM) block diagram" in the IOM chapter of the User's Manual, an EVENT will be generated if the required edge is detected and the XOR between the Event Window value and the invert bit (LAMCFG.IVW) is 1.

When the edge to be detected arrives at LAMEWSn.THR value of the counter, the EVENT will be generated depending on LAMCFG.IVW value:

- If LAMCFG.IVW==0 event will be generated,
- if LAMCFG.IVW==1 event will not be generated.



Taking this behavior into account, the description of the LAMCFG.IVW and/or LAMEWS.THR configuration in examples 2, 4, 5 and 6 of section "Example Monitor/Safety Measures" is misleading.

#### Correction

The corrected description, including the case "equal to", is as follows (only modified lines are printed):

## Example 2 - Pulse or duty cycle too long

LAMCFG.IVW: 0x0; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMEWS.THR: select appropriate threshold (maximum duty cycle length required. If duty cycle is longer than this value then an event will be triggered).

## Example 4 - Period too long

LAMCFG.IVW: 0x0; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMEWS.THR: select appropriate threshold (maximum period length required. If period is longer than this value then an event will be triggered).

# Example 5 - Diagnosis of Command and Feedback - acceptable propagation window and/or signal consistency check

LAMCFG.IVW: 0x0; don't invert window, capture events when the counter is **equal or** above the threshold.

LAMCFG.THR: set to max delay allowed (if the delay between corresponding edges of reference and monitor signals is longer than this value, the event will be triggered).

# **Example 6 - Diagnosis of Set-up and Hold times**

- Example settings for LAM block registers for Set-up

LAMCFG.IVW: 0x0; don't invert window, capture events when the counter is **equal or** above the threshold.

- Example settings for LAM block registers for Hold



LAMCFG.IVR: **0x1**; invert reference signal (use for gating).

LAMCFG.THR: Acceptable Hold (ref Threshold 2 on waveforms shown, changes in monitor signal will generate an alarm if they occur inside the "THR" cycles after a falling edge in the reference signal).

## IOM TC.H004 Behavior of LAMEWCn.CNT when LAMEWSn.THR is 0

When LAMEWSn.THR is set to 0, no event will be sent from the Logic Analyzer Module (LAM) to the Event Combiner Module (ECM) and no ALARM towards the SMU will be generated.

The rest of the effects derived from the cause generating the event inside the LAM will be maintained, for instance copying the counter to LAMEWCn.CNT (this means LAMEWCn.CNT also may change when LAMEWSn.THR is 0).

## IOM TC.H006 ACCEN\* Protection for Write Access to IOM Registers

The access protection symbol 'P' to indicate protection by the ACCEN\* register mechanism is missing in column "Access Mode - Write" in table "Register Overview" in the User's Manual for IOM registers with an offset address  $\geq 30_{\rm H}$ . Actually, these registers have write access attributes 'U,SV,P'.

# **Exception**

In this design step, a write access to register LAMEWCm will result in a bus error, as correctly reflected by symbol 'BE' in column "Access Mode - Write" in table "Register Overview" in the User's Manual.

## IOM\_TC.H007 Write Access to FPCESR

The Filter and Prescaler Edge Status Register FPCESR stores the state of detected rising and falling edges from each of the Filter and Prescaler Channels k (k = 0..15).

The flags in this register can be selectively cleared by writing a 0 in the respective bitfield.



However, writing to register FPCESR with a sub-word granularity (e.g. byte or half-word) leads to undefined behavior.

#### Recommendation

Individual bits for channel k in FPCESR are cleared with a write to the control register (FPCCTRk) or timer register (FPCTIMk).

Writing to FPCESR directly shall be done always to the whole register (32-bit writes), with bits that should not be modified set to  $1_B$ .

In particular, LDMST or SWAPMSK.W should be used only with bit mask enabled for all 'rwh' bits in register FPCESR.

## LMU TC.H002 On-the-fly BBB:SRI clock ratio switching

Note: This problem only occurs in an ADAS or Emulation Device (ED), but may already need to be considered during software development for the target device.

When switching the clock ratio for  $f_{BBB}$  relative to  $f_{SRI}$ , make sure that no MMES (Memory Mapped Emulation System) access to EMEM is performed by an SRI master via the LMU. Otherwise, data read/written may be incorrect.

#### Recommendation

After a MMES read is complete, allow at least 12 SRI clock cycles before initiating a clock ratio change.

After a MMES write is complete, allow at least 20 SRI clock cycles before initiating a clock ratio change.

After a clock ratio change, allow the clock ratio change to become effective before performing any MMES transfer (e.g. read back control register that was written for the clock ratio change).

TC29x, ES-BB, BB 269/315 Rel. 1.7, 2019-06-24

# <u>LMU\_TC.H003</u> Function of Bit MEMCON.PMIC (Protection Bit for Memory Integrity Control Bit)

In the LMU chapter of the User's Manual, the following text (last paragraph in section "Local Memory (LMU SRAM)") is incorrect: Some bitfields of the LMU\_MEMCON register are protected by LMU\_MEMCON.PMIC bit. If the data written to the register has the bitfield set to  $0_{\rm B}$ , no change will be made to bits  $15_{\rm D}$  to  $9_{\rm D}$  of the register regardless of the data written to these fields.

## **Correct Description**

For the correct description (only bit 9 (ERRDIS) is protected) see the description of bit PMIC in the LMU Memory Control Register in section "LMU Registers", copied in **Table 47** below:

Table 47 Bit PMIC in Register LMU\_MEMCON

Field	Bit	Type	Description
PMIC	8	W	Protection Bit for Memory Integrity Control Bit Will always return 0 <sub>B</sub> when read 0 <sub>B</sub> Bit Protection: Bit 9 remains unchanged after LMU_MEMCON write. 1 <sub>B</sub> Bit 9 will be updated by the current write to LMU_MEMCON
ERRDIS	9	rw	ECC Error Disable When set SRI bus errors caused by ECC errors in data read from the SRAM will be disabled

## LMU TC.H004 FFT Accelerator Interface

Note: This is a documentation problem, only relating to ADAS devices of TC29x and TC26x when used in combination with User's Manual V1.3.

Note: This issue might affect the SFR C Header Definitions. In such cases, SFR usage in the software shall be analyzed within the applications for their correct handling.



A problem during document generation has resulted in the following text being omitted from the LMU Chapter of the User Manual V1.3:

- · Chapter "FFT Accelerator Interface"
- Description of bit 10 (FFTPFT) in register MEMCON (see Table 48)

These parts are included below.

#### 11.4 FFT Accelerator Interface

The LMU maps the resources of the hardware based FFT accelerator into the system address space. For full information on using the FFT accelerator, see the dedicated chapter of this specification.

Accesses to the registers and the data load/unload ports of the FFT accelerator are handled separately.

The LMU provides two functions related to the data load/unload ports:

- Any access to the data load/unload ports which is not completed by the FFT accelerator will time out after 255 clock cycles.
- Read accesses to the data unload port are augmented by a prefetch function. Any read access using a BTR4, SSI opcode will automatically trigger another access of the same size to the next contiguous address. The prefetch is enabled by writing bit 10 (FFTPFT) of the MEMCON register.

Table 48 LMU Memory Control Register LMU\_MEMCON, Bit FFTPFT - Description

Field	Bits	Туре		Description
FFTPFT	10	rw	FF.	T Accelerator Prefetch Disable
			0 <sub>B</sub>	Read accesses to FFT accelerator data port using a BTR4, SRI opcode trigger prefetch of the next data.
			1 <sub>B</sub>	No prefetch on accesses to FFT accelerator data port

TC29x, ES-BB, BB 271/315 Rel. 1.7, 2019-06-24



## MSC\_TC.H010 Configuration of SCU.EMSR for the EMGSTOPMSC Signal

The emergency stop input signal EMGSTOPMSC of the MSC module is connected to the output signal of the emergency stop control logic located in the SCU. Its functionality is controlled by the SCU emergency stop register SCU.EMSR.

The emergency stop input line EMGSTOPMSC is used to indicate an emergency stop condition of a power device. In emergency case, shift register bits can be loaded bit-wise from the downstream data register instead from the ALTINL and ALTINH buses.

The emergency stop frame is sent out at each trigger event as long as the emergency stop signal is active. This means that in data repetition mode the emergency stop frame is repeatedly sent as long as the emergency stop signal is active.

Note: If the emergency stop signal is used by the MSC module with setting  $SCU.EMSR.MODE = 1_B$  (Asynchronous Mode), there is some low probability that the first emergency stop frame could be corrupted, but the following emergency stop frames will be correct.

#### Recommendation

- If the emergency stop signal is used by the MSC module, setting  $SCU.EMSR.MODE = O_R$  (Synchronous Mode) is mandatory.
- Setting SCU. EMSR. MODE = 1<sub>B</sub> (Asynchronous Mode) is not allowed to be used with the MSC module.

# MSC TC.H011 Effect of kernel reset on MSC0\_FCLP when selected in Event Trigger Logic

If a kernel reset of the MSC0 module is performed, and signal MSC0\_FCLP is selected to trigger an event via the Event Trigger Logic (ETL), an unintended trigger may be generated.

#### Recommendation

Disable edge detection for both the rising and the falling edge of MSC0\_FCLP in the SCU, i.e. set bits EICR0.REN0 =  $0_B$  and EICR0.FEN0 =  $0_B$ , before performing the kernel reset on MSC0.

After the MSC0 kernel reset, restore the intended settings in register EICR0 as part of the MSC re-initialization.

## MSC TC.H012 Handling the overflow interrupt of the ABRA block

The configuration of the ABRA block and the MSC kernel is static and the timing behavior is deterministic. Therefore, an overflow/underflow event primarily signals some configuration error resulting in an unadjusted input/output baud rate ratio of MSC and ABRA. In normal operation with correctly configured baud rates this error mechanism does not occur.

However, due to an internal synchronisation problem, in very rare cases an overflow interrupt might occur with the overflow flag ABC.OVF set to  $1_B$  despite correct configuration (baud rate ratio, length of passive phase, ...).

#### Recommendation

The probability of the synchronisation problem is low enough to allow evaluation of the overflow interrupt and the overflow flag ABC.OVF during the software development and debugging phase to identify incorrect MSC/ABRA configurations.

In the final software implementation, disable the overflow interrupt via bit ABC.OIE =  $0_B$ , and do not evaluate the overflow flag ABC.OVF.

# MSC\_TC.H013 Empty Data Frames not supported with ABRA

When using the Asynchronous Baud Rate Adjustment block (ABRA), transmission of empty data frames (consisting only of a selection bit and no data bits) is not supported.

In this corner case, enable signals (ENL, ENH) may not be correctly activated, and a SYNC FIFO underflow may erroneously be signalled.

#### Recommendation

Do not use configurations where empty data frames  $(DSC.NDBL/NDBH = 00000_B)$  are sent in combination with ABRA.

# MTU TC.H003 AURIX™ Memory Tests using the MTU

The use of destructive tests such as March-U and Checkerboard etc. in conjunction with FAILDMP mode to get detailed failure information (errors, fail addresses) will cause the SRAM redundancy information to be overwritten.

Therefore, the MTU/MBIST module effectively only supports the Non-Destructive Inversion Test (NDIT).

#### Recommendation

To avoid overwriting the SRAM redundancy information, only use Non-Destructive Inversion Test. In this case, failure is detected by ECC and the detailed information can be obtained from ETRR and ECCD registers.

Refer to the latest version of Application Note AP32197 "AURIX™ Memory Tests using the MTU" for more details on MTU/MBIST usage and fault coverage.

# MTU\_TC.H004 Handling the Error Tracking Registers ETRR

CPU and on-chip peripheral SRAMs are capable of detecting errors and generating SMU alarms for correctable, uncorrectable, and address errors. The failing addresses are stored in Error Tracking Registers (ETRR), and the corresponding indicator (CERR/UERR/AERR and SERR) and valid bits (VAL) are set in the Memory ECC Detection Register (ECCD). Only new errors will be considered, i.e. errors at already stored addresses will be ignored. In case the maximum number of ETRR for a memory is used up and a new error occurs, the error overflow bit ECCD.EOV is set, and the corresponding "address buffer overflow" SMU alarm is generated. For peripheral SRAMs, the second error will cause a buffer overflow, and for CPU SRAMs, up to five errors can be registered before the buffer overflow alarm is triggered.



Bit ECCD.TRC (Tracking Clear) allows to clear the EOV and VAL bits in register ECCD and the associated ETRR registers, e.g. in response to a tolerated corrected single bit error.

#### **Corner Case**

If in an exceptional corner case software would set TRC at the same time an error overflow occurs, then the EOV bit is not set, and the SMU alarm is not generated.

#### Recommendation

- It is not necessary to clear the Error Tracking Registers ETRR by software
  as part of an SRAM error handling concept. For correctable errors, the
  application software should only react on the address buffer overflow alarm
  (e.g. with a reset). Single correctable error events may be ignored (within
  limits) to increase the fault tolerance of the system without impacting the
  safety.
- If a different concept is used requiring clearing of the ETRR registers by software via ECCD.TRC, make sure that the corresponding SRAM instance is not functionally accessed while the application software writes ECCD.TRC, so that an overflow error cannot be generated during the clear operation.

Information on using the MTU for memory diagnosis is given in Application Note AP32197 "AURIX™ Memory Tests using the MTU".

# MTU\_TC.H005 Handling SRAM Alarms

Alarms are generated for CPU and on-chip peripheral SRAMs when correctable, uncorrectable, and address errors are detected.

The failing addresses are stored in Error Tracking Registers (ETRR), and information on the error type is stored in the Memory ECC Detection Register (ECCD). Only new errors will be considered, i.e. errors at already stored addresses will be ignored. In case the maximum number of ETRR for a memory is used up and a new error occurs, the error overflow bit ECCD.EOV is set, and the corresponding "address buffer overflow" SMU alarm is generated.



For peripheral SRAMs, the second error will cause a buffer overflow, and for CPU SRAMs, up to five errors can be registered before the buffer overflow alarm is triggered.

In addition, traps and bus errors are generated for uncorrectable errors, depending on the bus master and type of access.

#### **Corner Case**

If in an exceptional corner case

- two errors at different locations are present in the same SRAM
- and accesses are made to both locations within a time window of ~ 10 CPU clock cycles,

then the first access to the location with an error will correctly trigger an SMU alarm, while the second access to the other location with an error will not trigger an SMU alarm. In the worst case, a correctable error may thus mask an uncorrectable or address error.

Note: In case the second error would result in an address buffer overflow, the corresponding bit ECCD.EOV is set and the "address buffer overflow" SMU alarm is correctly generated.

Therefore, this problem is **not** relevant for peripheral SRAMs that only have one ETRR, as the second error will always cause an SMU alarm.

#### Recommendations

- As recommended in Application Hint MTU\_TC.H004 (Handling the Error Tracking Registers ETRR), for correctable errors, the application software should only react on the address buffer overflow alarm (e.g. with a reset).
   Single correctable error events may be ignored (within limits) to increase the fault tolerance of the system without impacting the safety.
- In case an uncorrectable error for a CPU SRAM would neither generate an "address buffer overflow" nor an "uncorrectable" or "address error" SMU alarm, the error handling (typically resulting in a reset) should be performed in the corresponding trap routine.
- In particular for EMEM or FFT SRAMs used in Emulation, ADAS or Extended SRAM devices of the AURIX<sup>™</sup> family, a workaround is possible by triggering a correctable error before application startup. This would result in the ECCD.CERR bit of the corresponding MBIST to be set. Any future



correctable alarms will not be forwarded<sup>1)</sup> and this issue can be avoided completely.

## MTU TC.H006 Alarm Propagation to SMU via Error Flags in MCx\_ECCD

Upon any correctable, un-correctable or address error alarm in an SRAM, the corresponding error flags (CERR, UERR or AERR bits) in the MCx\_ECCD register are set, and the corresponding alarm is forwarded to the SMU.

However, in case these bits are set to  $1_B$ , and a further error of the same type occurs, then the corresponding alarm is no longer forwarded to the SMU.

If in a corner case software writes to Mx\_ECCD in the same cycle where an error event would set one of the CERR, UERR or AERR bits from  $0_{\rm B}$  to  $1_{\rm B}$ , the software write has priority and the status flags remain at  $0_{\rm B}$ . In this case, however, the alarm is correctly propagated to the SMU.

Note: This behavior does not endanger the concept recommended in Application Hints MTU\_TC.H004 and MTU\_TC.H005 (ignore correctable errors, react on first uncorrectable/address error/buffer overflow alarm).

#### Recommendation

Upon any alarm from an SRAM/MBIST, if a further alarm of the same type is required to be sent to the SMU and processed, then the software shall clear the error flag (CERR, UERR, AERR) in the ECCD register.

The flags can be cleared by writing MCx\_ECCD.CERR (or UERR or AERR, respectively) with  $0_{\rm B}$ .

## MTU\_TC.H007 Reset Values of Bit ECCS.TRE

The default reset value of bit MTU\_ECCS.TRE (Tracking Enable) is  $0_B$ . A special reset value of  $1_B$  is implemented for the MTU\_ECC.TRE bit of MCs of all TriCore Memories. In this context, 'TriCore Memories' means all available

TC29x, ES-BB, BB 277/315 Rel. 1.7, 2019-06-24

<sup>1)</sup> see MTU\_TC.H006 (Alarm Propagation to SMU via Error Flags in MCx\_ECCD)



DTAG, PTAG, PSPR, DSPR and DSPR2 Memory Controllers of all CPUs implemented in the product.

## MTU TC.H008 Memory Controllers for DSPR

Due to their implementation, the Data Scratch Pad RAMs (DSPR) of CPU1 and CPU2 each have two Memory Controller instances, described in the MTU chapter of the User's Manual as:

- MC6 (MC CPU1 TC16P DSPR), MC20 (MC CPU1 TC16P DSPR2) and
- MC0 (MC\_CPU2 TC16P\_DSPR), MC21 (MC\_CPU2 TC16P\_DSPR2).

Each Memory Controller covers one half of the SRAM. In order to fully test the DSPR, the test<sup>1)</sup> has to be executed once on each Memory Controller (i.e. only one of the two Memory Controllers is enabled at a time).

As both Memory Controllers share the same ECC decoders, any error detected by a test executed on one of the Memory Controllers will be logged in the Error Tracking Registers of both Memory Controllers.

Note that once an error status bit is set, further alarms of the same type are not forwarded to the SMU until the flag is cleared (see MTU\_TC.H006 "Alarm Propagation to SMU via Error Flags in MCx\_ECCD").

#### Recommendation

- Enable only one of the two Memory Controllers at a time.
- Before executing a test on CPUx\_DSPR (respectively CPUx\_DSPR2), clear the Error Tracking Registers and the error status bits of CPUx\_DSPR (respectively CPUx\_DSPR2), so that the test reflects the results of only the one memory which is being tested.
- It is also recommended to clear the Error Tracking Registers and the error status bits of both CPUx\_DSPR and CPUx\_DSPR2 after executing each test.
- Alternatively, before executing a test on CPUx\_DSPR (respectively CPUx\_DSPR2), disable the error notifications in CPUx\_DSPR2

TC29x, ES-BB, BB 278/315 Rel. 1.7, 2019-06-24

Test in this context means Non-Destructive Inversion Test (NDIT, see also MTU\_TC.H003).



(respectively CPUx\_DSPR) and reenable them after the test. It is also recommended to clear the Error Tracking Registers and the error status bits of CPUx\_DSPR (respectively CPUx\_DSPR2) after executing a test on it.

Regarding configuration and use of the two Memory Controllers, see also the latest version of Application Note AP32197 "AURIX™ Memory Tests using the MTU".

## MTU TC.H009 Reset Value for Register ECCD

The reset value of the ECC Detection Register ECCD is documented as 7800<sub>H</sub> in the User's Manual. This is always the case for the SRAMs listed in **Table 49** below (if available in the corresponding product).

Table 49 TC29x SRAMs with ECCD Reset Value = 7800<sub>H</sub>

Memory Controller No.	Associated SRAM	Comments / Memory available in
2	CPU2 TC16P_DTAG	
5	CPU2 TC16P_PTAG	
8	CPU1 TC16P_DTAG	
11	CPU1 TC16P_PTAG	
17	CPU0 PTAG	
19	CPU0 TC16P_DTAG	
30	GTM MCS1	
31	GTM DPLL RAM1A	
32	GTM DPLL RAM1B	
34	PSI5	
38	ERAY0 OBF	
39	ERAY0 IBF_TBF	
80	CIF1	ADAS products only
81	CIF2	ADAS products only
83	DMA	



For other SRAMs the ECCD reset value may either be 7C00<sub>H</sub> or 7800<sub>H</sub>. Bit ECCD 10 is marked as 'Reserved' in the User's Manual:

- When writing to ECCD, bit ECCD.10 should be written as 0<sub>B</sub>.
- When reading register ECCD, bit ECCD.10 should not be evaluated.
   Memory errors will be reported by the notification bits CERR, UERR, AERR and EOV in register ECCD.

## MTU\_TC.H010 Register MCONTROL - Bit Field Res4

The position of the 3-bit field Res4 within register MCONTROL is incorrectly described as [14:10] in the register description of the User's Manual.

The correct position of the 3-bit field Res4 is MCONTROL.[14:12], as shown in the register image in the User's Manual, and in the following **Table 50**:

Table 50 Register MCONTROL - Position of Bit Field Res4

Field	Bits	Type	Description
Res	15	r	Reserved
			Read returns 0 <sub>B</sub> , should be written with 0 <sub>B</sub>
Res4	14:12	rw	Reserved
			Read returns 0x4
			Must always be written with 0x4
Res	11:10	r	Reserved
			Read returns $00_{\rm B}$ , should be written with $00_{\rm B}$

## MTU TC.H011 Access Protection for Memory Control Registers

The access protection symbol 'P' to indicate Access Enable Register protection is missing in column "Access Mode - Write" in table "Register Overview of each MTU Memory Control register block" of the MTU chapter in the User's Manual.

The MTU Memory Control register block actually has protection via the Access Enable registers (ACCEN0/1).

## MTU\_TC.H012 Kernel Reset triggers Reset of MBIST Registers

When a kernel reset is executed (via bit RST in registers KRST0/1) for a module equipped with Memory Controllers (MC) for its internal RAMs, also the corresponding MTU Memory Control (MBIST) registers are reset.

#### Recommendation

If required, analyze/save the contents of the MBIST registers before executing a kernel reset.

After a kernel reset, reconfigure the MBIST registers.

## MTU\_TC.H014 Access to SRAM while MTU operations are underway

When MTU operations on the SRAM are underway, the memories cannot be accessed. MTU operations in this context include:

- 1. Running an MBIST test (e.g. Non-destructive test).
- 2. Performing an SRAM initialization using the MTU.
- 3. When an Auto-data-initialization is underway.

During these operations, the SRAM shall not be accessed. If the SRAM is accessed during this time, unexpected behavior may occur (e.g. access timeout).

Cases 1. and 2. are easily identified, i.e. whenever the application has triggered an MBIST test or SRAM initialization.

Case 3. occurs whenever bit field PROCOND.RAMIN is not equal to 0x3. Whenever this is the case in specific MBIST controllers, the SRAM is fully or partially cleared under certain conditions:

- · When MTU MEMTEST.\*EN bit is enabled or disabled.
- When MTU\_MEMMAP.\*MAP bit is set or cleared (applicable only to cache memories).

This means, when the above mentioned bits are set or cleared, it takes some time (~hundreds of clock cycles) for the associated SRAMs to be (fully or partially) initialized. During this time the SRAM is not accessible.

Affected SRAMs are:



- CPUx DMEM (DSPR+DCACHE)
- CPUx PMEM (PSPR + PCACHE)

#### Recommendation

- For all memories, ensure that the SRAM is not accessed when any MTU operation is underway.
- For the specific memories listed above, ensure that the SRAM is not accessed:
  - When setting MTU\_MEMTEST.\*EN bit: as long as MEMSTAT.\*AIU bit is set or as long as the MEMTEST.\*EN bit is not yet set.
  - When clearing MTU\_MEMTEST.\*EN bit: as long as MEMSTAT.\*AIU bit is set or as long as the MEMTEST.\*EN bit is not yet cleared.
  - When setting or clearing MTU\_MEMMAP.\*MAP bit for DMEM/PMEM: as long as MEMSTAT.\*AIU bit is set.

## MultiCAN\_AI.H005 TxD Pulse upon short disable request

If a CAN disable request is set and then canceled in a very short time (one bit time or less) then a dominant transmit pulse may be generated by MultiCAN module, even if the CAN bus is in the idle state.

Example for setup of the CAN disable request:

CAN\_CLC.DISR = 1 and then CAN\_CLC.DISR = 0

#### Workaround

Set all INIT bits to 1 before requesting module disable.

## MultiCAN Al.H006 Time stamp influenced by resynchronization

The time stamp measurement feature is not based on an absolute time measurement, but on actual CAN bit times which are subject to the CAN resynchronization during CAN bus operation. The time stamp value merely indicates the number of elapsed actual bit times. Those actual bit times can be shorter or longer than nominal bit time length due to the CAN resynchronization events.



#### Workaround

None.

## MultiCAN\_AI.H007 Alert Interrupt Behavior in case of Bus-Off

The MultiCAN module shows the following behavior in case of a bus-off status:




Figure 10 Alert Interrupt Behavior in case of Bus-Off

When the threshold for error warning (EWRN) is reached (default value of Error Warning Level EWRN = 0x60), then the EWRN interrupt is issued. The bus-off (BOFF) status is reached if TEC > 255 according to CAN specification, changing the MultiCAN module with REC and TEC to the same value 0x1, setting the INIT bit to  $1_{\rm B}$ , and issuing the BOFF interrupt. The bus-off recovery phase starts automatically. Every time an idle time is seen, REC is incremented. If REC = 0x60, a combined status EWRN+BOFF is reached. The corresponding interrupt can also be seen as a pre-warning interrupt, that the bus-off recovery phase will be finished soon. When the bus-off recovery phase has finished (128 times idle time have been seen on the bus), EWRN and BOFF are cleared, the ALERT interrupt bit is set and the INIT bit is still set.

# <u>MultiCAN\_TC.H003</u> Message may be discarded before transmission in STT mode

If MOFCRn.STT=1 (Single Transmit Trial enabled), bit TXRQ is cleared (TXRQ=0) as soon as the message object has been selected for transmission and, in case of error, no retransmission takes places.

Therefore, if the error occurs between the selection for transmission and the real start of frame transmission, the message is actually never sent.

#### Workaround

In case the transmission shall be guaranteed, it is not suitable to use the STT mode. In this case, MOFCRn.STT shall be 0.

## MultiCAN TC.H004 Double remote request

Assume the following scenario: A first remote frame (dedicated to a message object) has been received. It performs a transmit setup (TXRQ is set) with clearing NEWDAT. MultiCAN starts to send the receiver message object (data frame), but loses arbitration against a second remote request received by the same message object as the first one (NEWDAT will be set).

When the appropriate message object (data frame) triggered by the first remote frame wins the arbitration, it will be sent out and NEWDAT is not reset. This leads to an additional data frame, that will be sent by this message object (clearing NEWDAT).

There will, however, not be more data frames than there are corresponding remote requests.




Figure 11 Loss of Arbitration

## MultiCAN\_TC.H007 Oscillating CAN Bus may Disable the CAN Interface

If the connected CAN network is in an unspecified oscillating state for more than 512 cycles this can result in disabling the CAN interface of the device. Enabling the CAN interface again requires then a Power-on Reset.

#### Recommendation

Please refer to application note AP32264 "DXCPL DAP over CAN Physical Layer" for further information and how this situation can be prevented.

# <u>MultiCAN\_TC.H011</u> Transmitter Delay Compensation Behaviour (CAN FD only)

When using Transmitter Delay Compensation consider the following points:

- The transmitter delay compensation does not take the Fractional Divider into account. This means that the values of CAN\_NTDCR.TDCO and CAN\_NTDCR.TDCV always correspond to CAN\_FDR.DM = 01<sub>B</sub> and CAN\_FDR.STEP = 1023, even though a different setting of the fractional divider is actually in place.
  - Therefore, it is recommended to use setting DM =  $01_B$  and STEP = 1023 in register CAN\_FDR so that the granularity of the transmitter loop delay measurement is depending only on the fast baud rate prescaler (CAN\_FNBTRx.FBRP).
- If 2\*f<sub>CAN</sub> < f<sub>CLC</sub>, then the transmitter delay compensation measurement value of the previous measurement may be uploaded to bitfield CAN\_NTDCR.TDCV instead of the measured delay of the current message, i.e. the measured delay will appear in bitfield CAN\_NTDCR.TDCV with a delay of one CAN message.

# OCDS TC.H011 Application Reset during CIF Transactions while OCDS is enabled

Note: This problem may only occur on TC26x and TC29x ADAS or Emulation devices, and on TC29x Extended SRAM devices.

If OCDS is enabled, then an Application Reset during CIF to EMEM transactions could potentially result in the CIF being reset without a corresponding reset of the bus infrastructure between CIF and EMEM.

This could result in disruption to further use of the CIF and IOC32 on the extension part of the device, requiring a device reset (PORST).

Note: This problem will not occur if OCDS is disabled.

#### Recommendation

Do not perform an Application Reset if OCDS is enabled and CIF to EMEM transactions may be ongoing.

## OCDS TC.H012 Minimum Hold Time for Inputs OCDS\_TGIx

Inputs OCDS\_TGIx (x=0..7, depending on device/package type) may be used to trigger the On-Chip Debug System (OCDS) e.g. for break or interrupt from an external source.

To ensure the external trigger is sampled correctly and not missed, the trigger should be asserted for a minimum of two SPB clock cycles.

# PADS\_TC.H001 Hysteresis Inactive Function

The following sentence in the first section of chapter "Pad Driver Mode Register" in the User's Manual is partially incorrect:

"For port lines configured as input (PCx), the PDx fields determines if hysteresis is active or inactive for the input function (hysteresis function is only available for MP, MP+, MPR and LP pads)."

#### Correction

The correct description is as follows:

For port lines configured as input (PCx), the PDx fields determine if hysteresis is active or inactive for the input function (hysteresis **inactive** function is only available for MP, MP+, MPR and most LP pads). A2, F, and S pads do not support a hysteresis inactive function.



## PADS\_TC.H002 Write Access to Register PMSWCR0 when HWCFG[6] = 0

When option HWCFG[6] = 0 is selected (i.e. default pad behavior is tristate), bit PMSWCR0.TRISTREQ has to be reconfigured to TRISTREQ =  $1_B$  via PMSWCR0.TRISTEN =  $1_B$  with the first write operation to register PMSWCR0 following a power-on.

Otherwise, with TRISTEN =  $0_B$  and TRISTREQ =  $X_B$  on the first write to PMSWCR0 after power-on, the pad default behavior (unexpectedly) changes to 'pull-up' with the next warm PORST, system, or application reset assertion/deassertion.

For any subsequent write to PMSWCR0 after power-on, the protection for bit TRISTREQ works as specified (i.e. pad behavior unchanged after write with TRISTEN =  $0_B$ ).

Note: No special considerations are required when HWCFG[6] = 1, or when PMSWCR0 is not modified.

#### Recommendation

When option HWCFG[6] = 0 is selected (i.e. default pad behavior is tristate), ensure to write PMSWCR0.[22:21] =  $11_B$  (i.e. TRISTREQ =  $1_B$ , TRISTEN =  $1_B$ ) with the first write operation to register PMSWCR0 following a power-on.

# PADS TC.H003 Terminology Mapping: Emulation/Production Device

The definition of the terms "Emulation Device (ED)" and "Production Device (PD)" in chapter "Package and Pinning Definitions" of the Data Sheet and in table "Tool Relevant Device Pins of AURIX Family" in the User's Manual, in particular for pins VDD/VDDSB and NC/VDDPSB, applies to the individual TC29x device variants<sup>1)</sup> as shown in the following tables:

TC29x, ES-BB, BB 287/315 Rel. 1.7, 2019-06-24

For availability see the corresponding "AURIX™ TC29x Variants / Data Sheet Addendum".



Table 51 TC299 Supply Pins - Mapping to Device Variants

Pin	Symbol	Function
N12, M13	VDD / VDDSB	<ul> <li>TC299 Emulation Device or TC299TA/TB/TX/TY: Standby Power Supply (1.3 V) for Emulation SRAM or Extended Memory (EMEM).</li> <li>TC299T/TP/TC: VDD (1.3 V)</li> </ul>
R19	NC / VDDPSB	<ul> <li>TC299 Emulation Device or TC299TA/TB/TX/TY:         Power Supply (3.3V) for DAP<sup>1</sup>/JTAG pad group.</li> <li>TC299T/TP/TC:         This pin is not connected on package level. It can be connected on PCB level to VDDP3 or Ground or can be left unsupplied.</li> </ul>

<sup>1) 2-/3-</sup>pin DAP

Table 52 TC298 Supply Pins - Mapping to Device Variants

Pin	Symbol	Function
R1, R4	VDD / VDDSB	<ul> <li>TC298 Emulation Device:         Standby Power Supply (1.3 V) for Emulation SRAM.     </li> <li>TC298TP:         Not connected on package level.     </li> </ul>
P17	NC / VDDPSB	<ul> <li>TC298 Emulation Device:         Power Supply (3.3V) for DAP<sup>1)</sup>/JTAG pad group.     </li> <li>TC298TP:         This pin is not connected on package level. It can be connected on PCB level to VDDP3 or Ground or can be left unsupplied.     </li> </ul>

<sup>1) 2-/3-</sup>pin DAP

Table 53 TC297 Supply Pins - Mapping to Device Variants

Pin	Symbol	Function
G8, H7	VDD / VDDSB	<ul> <li>TC297 Emulation Device or TC297TA/TB/TX/TY: Standby Power Supply (1.3 V) for Emulation SRAM or Extended Memory (EMEM).</li> <li>TC297T/TP/TC: VDD (1.3 V)</li> </ul>
K14	NC / VDDPSB	<ul> <li>TC297 Emulation Device or TC297TA/TB/TX/TY:         Power Supply (3.3V) for DAP<sup>1)</sup>/JTAG pad group.</li> <li>TC297T/TP/TC:         This pin is not connected on package level. It can be connected on PCB level to VDDP or Ground or can be left unsupplied.</li> </ul>

<sup>1) 2-/3-</sup>pin DAP

## PLL ERAY TC.H002 Correction in Figure "PLL\_ERAY Block Diagram"

The signal originating from block "K2-Divider" in figure "PLL\_ERAY Block Diagram" in chapter "ERAY Phase-Locked Loop" of the User's Manual is incorrectly labeled as PLLERAYSTAT.K1RDY.

#### Correction

The correct name of the signal originating from block "K2-Divider" is PLLERAYSTAT.K2RDY.

# PMC\_TC.H001 Check for permanent Overvoltage during Power-up

After an initial power-on with a permanent overvoltage condition on either  $V_{\text{EXT}}$ ,  $V_{\text{DDP3}}$  or  $V_{\text{DD}}$  supply rails, no overvoltage alarm may be generated by the SMU after configuration of the alarms, as the threshold transition condition has already happened.

However, in case an overvoltage condition was present, it will be indicated by flags OV13, OV33, and OVSWD, respectively, in register EVRSTAT.

#### Recommendation

Check the OV13, OV33, and OVSWD flags in register EVRSTAT by software at start-up to identify an overvoltage condition.

## PMC TC.H002 Description of Register PMSWSTAT

In the description of the Standby and Wake-up Status Flag Register (PMSWSTAT) in the User's Manual, bit PMSWSTAT.16 is erroneously shown as  $0_{\rm B}$ .

As the reset value of PMSWSTAT.16 =  $1_B$ , the correct description of bit 16 in PMSWSTAT is as shown in **Table 54** below:

Table 54 Register PMSWSTAT - Bits 19:16

	•		
Field	Bits	Type	Description
Res	16	r	Reserved
			Read as 1
0	19:17	r	Reserved
			Read as 0

## PMS\_TC.H002 Sensitivity to supply voltage ripple at VDDP3 during startup

The internal back-up clock is sensitive to specific power supply voltage disturbance/ripple caused by a voltage ripple intrinsic to DC-DC converters. Specific conditions such as insufficient filtering of the ripple may lead to improper behavior of the start-up scheme of the back-up clock, and thus stuck-at state during the start-up of the microcontroller until this condition is removed.

The acceptable voltage vs. frequency characteristic is portrayed below on the chart:




Figure 12 Ripple Voltage vs. Frequency Characteristic

The diagram reflects acceptable ripple level during the cold start of the microcontroller at the VDDP3 supply of the PMS subsystem. For devices in QFP-144, QFP-100 and QFP-80 packages the ripple is reflected for pin 69, pin 47, and pin 37, respectively.

#### **Recommendation 1**

Apply an additional ceramic capacitor at the VDDP3 supply input (at pins specified above) to attenuate the residual ripple of the buck converter. The resonant frequency of the additional filter capacitor shall be chosen in accordance with the amplitude-frequency characteristic given above and the switching frequency of the DC-DC converter in order to provide a proper attenuation in the range of interest.

The amount of ripple voltage can be approximated by  $V_{pk-pk} = I_{load} / (f^*C)$  and therefore the necessary nominal value of the blocking capacitance can be estimated as  $C = I_{load} / (f^*V_{pk-pk})$ 

It is recommended to take the  $I_{load}$  value as approximately 10 mA for the start-up load at the VDDP3 domain before the internal regulator starts.



The frequency shall be taken same as the switching frequency of the external DC-DC voltage regulator. For example:

 $C = (0.010 \text{ A}) / (10^6 \text{ Hz} * 0.040 \text{ V}) = 0.25 * 10^{-6} \text{ F}$ 

#### **Recommendation 2**

Dimension the output LC filter of the external DC-DC converter to meet the limit of the ripple below the specified limit at the switching frequency. The effective value of ripple current flowing in and out of the buffer capacitor is calculated in accordance with standard formulas for the DC-DC buck converters. Selection of the low-ESR buffer capacitor is crucial in such applications, as the ESR value is directly proportional to the voltage drop caused by inductor current ripple.

#### **Recommendation 3**

Supply VDDP3 rail by an external post LDO power stage.

# PORTS TC.H006 Using P33.8 while SMU is disabled

Per default, the SMU is enabled (SMU\_CLC = 0x0) and collects the alarms from the safety mechanisms defined by the safety concept. The SMU may optionally use P33.8 to output the Fault Signaling Protocol (FSP), selectable via register SMU\_PCTL. To satisfy safety requirements, it is ensured that the pad configuration of this pin is not affected by an application or system reset after the first 0-to-1 transition of bit SMU\_PCTL.PCS.

If the SMU is enabled, but is not using P33.8 for the FSP function, this pin may be used as general purpose input/output (GPIO) or alternate function input/output, controlled via the corresponding P33 registers.

However, if the SMU is disabled by software (SMU\_CLC.DISR =  $1_B$ , i.e. not clocked), configuration of P33.8 (pull devices, driver settings, selection of alternate function, etc.) requires special considerations as described in the following, otherwise the configuration change may not become effective.

TC29x, ES-BB, BB 292/315 Rel. 1.7, 2019-06-24

#### Recommendations

- If P33.8 shall be used as GPIO or alternate function input/output, do not disable the SMU, i.e. keep SMU\_CLC = 0x0 (default after reset). In this case, the configuration of P33.8 may be changed by software at any time.
- Alternatively, configure P33.8 before the SMU is disabled by software (SMU\_CLC.DISR = 1<sub>B</sub>). After the SMU is disabled, the configuration of P33.8 can no longer be modified by software.
- Alternatively, if the SMU is disabled by software (SMU\_CLC.DISR = 1<sub>B</sub>, i.e. not clocked), clear bit position 8 at address 0xF003 D364 in the P33 address space once after any reset (Application, System Reset, PORST) before configuring P33.8. Controlling P33.8 as FSP by SMU is possible only once after a reset.

Note: Write access to address 0xF003 D364 is Safety ENDINIT protected.

## PORTS TC.H008 Emergency Stop for LVDS TX Pads in LVDS Mode

The Emergency Stop function allows to force GPIOs (General Purpose Inputs/Outputs) into a defined state (input with pull-up or High-Z), either via an external signal (EMGSTOPA or EMGSTOPB) or the SMU Port Emergency Stop feature (PES).

However, on pins with LVDSM/LVDSH TX pads, the Emergency Stop function affects only the CMOS driver, not the LVDS driver.

For TC29x, these are P22.[3:0], P21.[5:4], P13.[7:0].

Thus, for LVDSM/H pads, only when CMOS mode is selected the output is switched off. When LVDS mode is selected the output is not switched off by the Emergency Stop function.

#### Recommendation

In case these LVDS TX pads are used in LVDS mode, and an Emergency Stop event occurs, switch them to the desired state via software.



## PORTS TC.H009 Port Input/Output Control Register listed for P01.12

The Port Input/Output Control Register (P01\_IOCR8) listed for P01.12 in Table "Port 01 Functions" of the TC29x User's Manual is incorrect.

#### Correction

P01.12 is controlled by P01\_IOCR12.

## QSPI\_TC.H005 Stopping Transmission in Continuous Mode

The QSPI module supports the following mechanisms to (temporarily) suspend its operation:

- Pause by setting bit GLOBALCON.EN = 0<sub>R</sub> via software
- Disable by setting bit CLC.DISR = 1<sub>R</sub> via software
- Sleep Mode (enabled with CLC.EDIS = 0) requested by hardware
- · Suspend Mode requested by hardware (debugger)

These modes and their handling is described in detail in section "Operation Modes" of the QSPI chapter in the User's Manual.

In **Continuous Mode**, the following specific behavior of QSPI module has to be considered:

- In case the QSPI module is put into Pause state by setting bit GLOBALCON.EN = 0<sub>B</sub> via software, it continues transmission until the end of the TRAIL phase of the frame with BACON.LAST = 1<sub>B</sub>.
- In case the QSPI module is put into **Disable**, **Sleep**, or **Suspend** mode, the frame is stopped after the next trailing delay (character n). In case BACON.LAST was not =1<sub>B</sub> at that time, transmission continues with character n+2 when operation from Disable/Sleep/Suspend state is resumed, i.e. data loss (character n+1) will occur.

#### Recommendation

Ensure that software does not put the QSPI module into Pause or Disable state (via GLOBALCON.EN or CLC.DISR) while a transmission in Continuous Mode is ongoing.



If Sleep Mode is used in the system, disable acceptance of sleep requests (set  $CLC.EDIS = 1_B$ ) before starting data transmission in Continuous Mode.

During debugging, ensure that the QSPI is not suspended while it is transmitting in Continuous Mode.

# QSPI TC.H006 Corrections to Figures "QSPI - Frequency Domains" and "Phase Duration Control. Overview"

In the current version of the User's Manual.

- Figure "QSPI Frequency Domains" erroneously uses the term "f<sub>PER</sub>" instead of "f<sub>BAUD2</sub>", and
- Figure "Phase Duration Control, Overview" erroneously uses the term "T<sub>PER</sub>" instead of T<sub>BAUD2</sub>".

#### Correction

- f<sub>SCLK</sub> = 1/f<sub>BAUD2</sub> in Figure "QSPI Frequency Domains", and
- T<sub>BAUD2</sub> = 1/f<sub>BAUD2</sub> in Figure "Phase Duration Control, Overview".

# QSPI TC.H007 RXFIFO Overflow Bit Behavior in Slave Mode

In slave mode, if no data word has been written to TXFIFO during initialization before the master starts sending data, the error flag corresponding to an RXFIFO overflow (bit STATUS.5) is set to  $1_{\rm R}$ .

#### Recommendation

To avoid this RXFIFO overflow event, write (at least) one word to TXFIFO during initialization and after each reset in slave mode. For following transmissions, no data need to be written to TXFIFO to avoid this effect.

# RESET\_TC.H002 Unexpected SMU Reset Indication in SCU\_RSTSTAT

Under certain conditions the Reset Status Register SCU\_RSTSTAT can show an SMU reset indication in addition to the real reset trigger (e.g. a SW reset).

TC29x, ES-BB, BB 295/315 Rel. 1.7, 2019-06-24



The explanation of this behavior refers to section "Reset Generation" and following pages in chapter "RCU" of the User's Manual.

Figure "Reset Overview" shows that all warm resets are executed in a defined sequence. This sequence ensures that first the active CPUs are ramped down, then at 80µs the Flash receives an idle request and at 180µs the reset is executed.

The idle request to the Flash makes it immediately busy, all read requests after this point fail with a bus error. All non-CPU masters (HSM, Ethernet, HSSL, DMA and DAM) however continue operation from 80µs to 180µs. When one of these masters reads the busy Flash, a bus error is signaled to the SMU as alarm ALM3[30] (SRI) and/or ALM3[31] (SPB).

If the SMU is configured to react on this by a reset request, this will be noted in the SCU\_RSTSTAT register in addition to the original warm reset.

This applies mainly to the master HSM which fetches its code from PFlash.

#### Recommendations

- Generally a different alarm handling can be configured in the SMU for the mentioned alarms, e.g. trigger an NMI trap but not a reset.
- When the application detects after reset that SCU\_RSTSTAT has an additional SMU reset indication it might ignore it and proceed based on the other reset indication.
- In case of SW resets the application can prepare the system just before activating the reset:
  - The non-CPU masters can be disabled or in case of HSM it can be informed about the imminent SW reset and continue execution from RAM.
  - The mentioned alarms can be disabled or the alarm reaction can be changed to trigger an NMI trap.
  - The SMU module reset can be used to reconfigure the SMU into its initial state in which only watchdog timeout alarms are handled.

# <u>RESET\_TC.H003</u> Usage of the Prolongation Feature for ESR0 as Reset Indicator Output

The ESR0 pin can be used as reset indicator output and in such a case its active low state can be prolonged upon user-configurable selection as described in section "ESRx as Reset Output" of chapter "Reset Control Unit (RCU) in the User's Manual.

According to this description, an ESR0CNT value of 0 defines "as soon as possible after start of Boot Code execution", where "as soon as possible" means:

- about 500 µs after cold power-on,
- not less than 20 µs after other types of reset.

## Warning

In case of ESR0CNT = 2, the ESR0 pin will never be released by the device and the user code will never start.

Note: On the other hand - as explained before - configuring an ESR0CNT value of 1 or 2 would anyhow not be effective as a prolongation time below 20 µs is conceptually unachievable.

#### Recommendation

Do not configure ESR0CNT = 2.

If prolongation of about 20  $\mu s$  or below is needed, configure ESR0CNT = 3 or 0 instead

# RESET\_TC.H004 Effect of Power-on and System Reset on DSPR

The following part of footnote <sup>3)</sup> on Table "Effect of Reset on Device Functions" in the RCU chapter "Module Reset Behavior" regarding the effect of startup firmware on Data Scratchpad RAM (DSPR): "DSPR is partially used as a scratchpad by the startup firmware. Previous data stored in the upper 32kB will be overwritten on start-up" is incorrect.

The correct effect is described in the Boot ROM chapter "RAM overwrite during start-up":



Start-up procedure upon power-on and system reset can overwrite up to 8 Kbyte at the beginning of CPU0 DSPR.

## SCU TC.H009 LBIST Influence on Pad Behavior

The behavior of the GPIO and ESR0/1 pads during LBIST execution is as follows:

- ESR0 is switched to input direction during LBIST with weak pull-up and pulldown driver disabled (i.e. pad is tri-stated).
- ESR1 is switched to input direction during LBIST with weak pull-down driver enabled.
- Other GPIO pins are switched to input direction with weak pull-up devices either stable active or inactive (depending on LBIST user configuration).

# <u>SCU\_TC.H013</u> Correction to Register References in Chapter "Watchdog Timers"

Some references to register names in chapter "Watchdog Timers" of the User's Manual are incorrect.

The corrected references and their section headers are listed in **bold** below.

#### Section Password Access to WDTxCON0

.. To ensure that a CPU fault could not allow a fault to be ignored an option is provided to prevent watchdog unlocking if the Safety Management Unit (SMU) is not in the RUN state. This option may be enabled by bit **WDTxCON1**.UR.If the password is valid and the SMU state meets the requirements of the **WDTxSR**.US bit then WDTxCON0 will be unlocked as soon as the Password Access is completed. ..

## **Section Timer Operation**

.. The parameter divider represents the user-programmable source clock division selected by **WDTxCON1**.IRx, which can be 64, 256 or 16384.

## **Section Watchdog Timer Registers**

- WDTSCON1 Safety WDT Control Register 1:
  - References to WDTxCON0 and WDTxSR should be consequently to WDTSCON0 and WDTSSR in the context of WDTSCON1.
- WDTCPUxCON1 CPUx WDT Control Register 1:
  - References to WDTSCON0 and WDTSSR should be consequently to WDTCPUxCON0 and WDTCPUxSR in the context of WDTCPUxCON1.

# SCU TC.H014 Reset Value of Bit Field IOCR.PC1 - Control for Pin ESR1

The reset value of register SCU\_IOCR is documented as  $0000\ 20E0_H$  in chapter "Reset Control Units" of the User's Manual, i.e. the reset value of bit field PC1 =  $2_H$ .

This is not always correct under all circumstances:

The actual SCU\_IOCR reset value should be considered as 0000 X0E0<sub>H</sub> with the explanations given in the following **Documentation Update**.

## **Documentation Update**

The reset value of bit field SCU\_IOCR.PC1 is influenced by pin HWCFG6 and bit PMSWCR0.TRISTREQ:

- When a cold reset is activated and HWCFG6=1 then PC1 is reset to 2<sub>H</sub> and pin ESR1 will have input pull-up mode.
- If HWCFG6=0 then PC1 is reset to 0<sub>H</sub> and ESR1 will have tri-state mode.

PC1 and the ESR1 reset state can also be configured by software with the PMSWCR0.TRISTREQ bit. PMSWCR0.TRISTREQ is not affected by warm reset or wake-up from standby so the IOCR.PC1 reset value is configured as per the state of the TRISTREQ bit prior to the warm reset.

# **SENT TC.H002 SENT Nibble Tolerance**

The length of a nibble in the SENT protocol determines the value of this nibble. For each value this length can vary, but it has to be at least inside a given range. This range is given by the SENT standard.



- The lower border is nominal\_value-(tick\_length/2) μs+100 ns
- The upper border is nominal\_value+(tick\_length/2) µs-100 ns.




Figure 13 SENT Standard Tolerance

In this design step the range is delimited as follows:

- The lower border is nominal\_value (tick\_length/2) \( \mu \)s + 100 ns
- The upper border is nominal\_value + (tick\_length/2) \( \mu \)s 145 ns.




Figure 14 SENT Tolerance of this Design Step

#### Recommendation

To compensate this 45 ns difference so that there is no deviation from the SENT Standard, use the classified port pins as described in AppNote **AP32286** "Parameter  $V_{II,SD}$  for LP and MPx Pads relevant for SENT".

TC29x, ES-BB, BB 300/315 Rel. 1.7, 2019-06-24



## <u>SENT\_TC.H003</u> First Write Access to Registers FDR and TPD after ENDI-NIT Status Change

Due to an extra registering stage of the ENDINIT signal from the SCU inside the SENT kernel, the behavior of the first write access to SENT registers FDR and TPD protected by the Endinit write protection scheme after an ENDINIT status change is as follows:

- After unlocking protection (ENDINIT change from 1 to 0), if the first access
  to the SENT module is a write to FDR or TPD, it will still view ENDINIT as
  locked (value 1). The contents of FDR or TPD is not changed, but no BCU
  alarm will be generated, as the ENDINIT does not indicate a protected
  status in case of the access.
- By setting protection again (ENDINIT change from 0 to 1), if the first access
  to the SENT module is a write to FDR or TPD, it will still be effective, i.e., the
  value will be written. Nevertheless a SMU alarm through BCU will be
  generated as the protection status is ENDINIT.

Note: After the first read of any SENT register, or first write to any SENT register, the ENDINIT change will be correctly considered for all following accesses. The CLC, KRST0/1 and KRSTCLR registers (that also have Endinit protection) are not affected at all. An initial value of 0 for ENDINIT is seen by SENT after reset before the first access.

#### Recommendation

After a change of the ENDINIT protection status, first perform a read of any SENT register or a write to a non-Endinit-protected SENT register. The second access is then always equipped with correct information of ENDINIT.


# SENT\_TC.H004 Short Serial Message - Figure Correction

In Figure "Short Serial Message, Serial Data Encoding over 16 messages" of the SENT chapter, the arrows originating from bits 2 and 3 of the Status & Comm Nibble are routed incorrectly and must be swapped.

#### Correction

Figure 15 shows a corrected version of this figure.





One serial message is composed of 16 SENT consecutive error-fee messages.

Figure 15 Short Serial Message, Serial Data Encoding over 16 messages

# <u>SENT\_TC.H005</u> Interface Connections of the SENT Module - Documentation Correction

The following corrections apply to chapter "Interface Connections of the SENT Module" in the SENT chapter of the User's Manual:

# Figure "SENT Module Implementation and Interconnections"

The range of index n for connected trigger inputs TRIGn in TC29x is n = 0..10.

# Interrupt and DMA Controller Service Requests

Table "Service Request Lines of SENT" in the TC29x User's Manual specifies 10 request lines (SR0..3 and TRIGO0..5) as connected to the Interrupt Router. In table "Registers Overview - Service Request Control Registers" in the Interrupt Router chapter of the TC29x User's Manual, registers SRC\_SENT10..14 should be regarded as "Reserved".

## **Trigger Inputs**

In TC29x, the SENT module has 15 SENT channels and 11 trigger inputs TRIG[10:0] selectable in bit field IOCRx.ETS. Values  $\geq$  1010<sub>B</sub> are reserved and should not be used for bit field ETS in register IOCRx.

The trigger inputs (TRIG[10:0]) of the SENT module are connected to the GTM. The rows shown in the table below replace the rows in the corresponding table of the User's Manual:

Table 55 Trigger Input Lines of SENT - Correction for TC29x

Request Line	Connected to	Description	
TRIG9	TRIG9	GTM.DSADC_0_TRIG_0	
TRIG10	TRIG10	GTM.ADC_10_TRIG_0	
TRIG11TRIG15	-	Not Connected	

## SMU\_TC.H001 Write all bit fields of SMU\_PCTL with one write access

When configuring the FSP pin (e.g. P33.8), all bit fields (HWDIR, HWEN and PCS) of register SMU\_PCTL must be written with the same write access.

Otherwise, when first writing a  $1_{\rm B}$  to HWEN before writing a  $1_{\rm B}$  to PCS, the pad configuration will be modified to push/pull configuration before it is latched into field PCFG.

Note: When PCS = 1<sub>B</sub>, the bit fields PCFG and PCS are protected against any changes until the next power on reset. HWEN and HWDIR may still be modified by SW, unless locked via register SMU\_KEYS.

## SMU\_TC.H003 Alarm Table Corrections

Some alarm tables were unintentionally changed between User's Manual (UM) version V1.2 and V1.3.

In the following, the issues are described and the correct table parts are included.



## Table 9-3 HwAlarmOut[7:4]: CPU1 DCACHE/DSPR SRAM

The PreAlarms 9, 11, 13 and 15 were accidentally removed in UM V1.3.

The following Table 56 copied from UM V1.2 is correct:

## Table 56 Table 9-3 HwAlarmOut[7:4]: CPU1 DCACHE/DSPR SRAM

_				٠.		
		n	~	٠.	$\sim$	n
	u			LI	u	

HwAlarmOut[4]=

PreAlarm[8=CPU1.DMI.DSPR.(ECC single bit correction)] or

PreAlarm[9=CPU1.DMI.DSPR2.(ECC single bit correction)]

HwAlarmOut[5]=

PreAlarm[10=CPU1.DMI.DSPR.(ECC uncorrectable error)] or

PreAlarm[11=CPU1.DMI.DSPR2.(ECC uncorrectable error)]

HwAlarmOut[6]=

PreAlarm[12=CPU1.DMI.DSPR.(Address error)] or

PreAlarm[13=CPU1.DMI.DSPR2.(Address error)]

HwAlarmOut[7]=

PreAlarm[14=CPU1.DMI.DSPR.(Address buffer overflow)] or

PreAlarm[15=CPU1.DMI.DSPR2.(Address buffer overflow)]

# Table 9-4 HwAlarmOut[15:8]: CPU2 SRAMs

The PreAlarms 17, 19, 21 and 23 were accidentally removed in UM V1.3.

The following **Table 57** copied from UM V1.2 is correct:

# Table 57 Table 9-4 HwAlarmOut[15:8]: CPU2 SRAMs

#### **Function**

HwAlarmOut[8]=

PreAlarm[16=CPU2.DMI.DSPR.(ECC single bit correction)] or

PreAlarm[17=CPU2.DMI.DSPR2.(ECC single bit correction)]

HwAlarmOut[9]=

PreAlarm[18=CPU2.DMI.DSPR.(ECC uncorrectable error)] or

PreAlarm[19=CPU2.DMI.DSPR2.(ECC uncorrectable error)]



## Table 57 Table 9-4 HwAlarmOut[15:8]: CPU2 SRAMs (cont'd)

#### Function

HwAlarmOut[10]=

PreAlarm[20=CPU2.DMI.DSPR.(Address error)] or

PreAlarm[21=CPU2.DMI.DSPR2.(Address error)]

HwAlarmOut[11]=

PreAlarm[22=CPU2.DMI.DSPR.(Address buffer overflow)] or

PreAlarm[23=CPU2.DMI.DSPR2.(Address buffer overflow)]

## Table 9-6 HwAlarmOut[23:20]: ERAY (FLEXRAY) SRAMs

The PreAlarms of the second ERAY module RAMs were accidentally removed in UM V1.3; these are: 57, 59, 61, 63, 65, 67, 69, 71, 73, 55, 77, 79.

The following **Table 58** copied from UM V1.2 is correct:

## Table 58 Table 9-6 HwAlarmOut[23:20]: ERAY (FLEXRAY) SRAMs

### **Function**

HwAlarmOut[20]=

PreAlarm[56=ERAY.SRAM.OBF0.(ECC single bit correction)] or

PreAlarm[57=ERAY.SRAM.OBF1.(ECC single bit correction)] or

PreAlarm[58=ERAY.SRAM.TBF\_IBF0.(ECC single bit correction)] or

PreAlarm[59=ERAY.SRAM.TBF\_IBF1.(ECC single bit correction)] or

PreAlarm[60=ERAY.SRAM.MBF0.(ECC single bit correction)] or

PreAlarm[61=ERAY.SRAM.MBF1.(ECC single bit correction)]

HwAlarmOut[21]=

PreAlarm[62=ERAY.SRAM.OBF0.(ECC uncorrectable error)] or

PreAlarm[63=ERAY.SRAM.OBF1.(ECC uncorrectable error)] or

PreAlarm[64=ERAY.SRAM.TBF\_IBF0.(ECC uncorrectable error)] or

PreAlarm[65=ERAY.SRAM.TBF\_IBF1.(ECC uncorrectable error)] or

PreAlarm[66=ERAY.SRAM.MBF0.(ECC uncorrectable error)] or

PreAlarm[67=ERAY.SRAM.MBF1.(ECC uncorrectable error)]

## Table 58 Table 9-6 HwAlarmOut[23:20]: ERAY (FLEXRAY) SRAMs

#### Function

HwAlarmOut[22]=

PreAlarm[68=ERAY.SRAM.OBF0.(Address error)] or

PreAlarm[69=ERAY.SRAM.OBF1.(Address error)] or

PreAlarm[70=ERAY.SRAM.TBF IBF0.(Address error)] or

PreAlarm[71=ERAY.SRAM.TBF\_IBF1.(Address error)] or

PreAlarm[72=ERAY.SRAM.MBF0.(Address error)] or

PreAlarm[73=ERAY.SRAM.MBF1.(Address error)]

HwAlarmOut[23]=

PreAlarm[74=ERAY.SRAM.OBF0.(Address buffer overflow)] or

PreAlarm[75=ERAY.SRAM.OBF1.(Address buffer overflow)] or

PreAlarm[76=ERAY.SRAM.TBF\_IBF0.(Address buffer overflow)] or

PreAlarm[77=ERAY.SRAM.TBF\_IBF1.(Address buffer overflow)] or

PreAlarm[78=ERAY.SRAM.MBF0.(Address buffer overflow)] or

PreAlarm[79=ERAY.SRAM.MBF1.(Address buffer overflow)]

# Table 9-7 HwAlarmOut[27:24]: CAN SRAM

The PreAlarms of the second CAN module RAMs were accidentally removed in UM V1.3; these are: 81, 83, 85, 87.

The following Table 59 copied from UM V1.2 is correct:

# Table 59 Table 9-7 HwAlarmOut[27:24]: CAN SRAM

#### Function

HwAlarmOut[24]=

PreAlarm[80=CAN.SRAM.MCAN0.(ECC single bit correction)] or

PreAlarm[81=CAN.SRAM.MCAN1.(ECC single bit correction)]

HwAlarmOut[25]=

PreAlarm[82=CAN.SRAM.MCAN0.(ECC uncorrectable error)] or

PreAlarm[83=CAN.SRAM.MCAN1.(ECC uncorrectable error)]



## Table 59 Table 9-7 HwAlarmOut[27:24]: CAN SRAM (cont'd)

#### **Function**

HwAlarmOut[26]=

PreAlarm[84=CAN.SRAM.MCAN0.(Address error)] or

PreAlarm[85=CAN.SRAM.MCAN1.(Address error)]

HwAlarmOut[27]=

PreAlarm[86=CAN.SRAM.MCAN0.(Address buffer overflow)] or

PreAlarm[87=CAN.SRAM.MCAN1.(Address buffer overflow)]

## Table 9-8 HwAlarmOut[31:28]: LMU sub-system SRAMs

The PreAlarms of the MiniMCDS RAMs (TC29x PD only) and the FFT RAMs (TC29x ADAS only) were accidentally removed in UM V1.3; these are: 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241.

The following **Table 60** copied from UM V1.2 is correct:

## Table 60 Table 9-8 HwAlarmOut[31:28]: LMU sub-system SRAMs

#### **Function**

HwAlarmOut[28]=

PreAlarm[88=LMU.DAM.SRAM(ECC single bit correction)] or

PreAlarm[230=LMU.FFT0.SRAM(ECC single bit correction)] or

PreAlarm[231=LMU.FFT1.SRAM(ECC single bit correction)] or

PreAlarm[232=LMU.MiniMCDS.SRAM(ECC single bit correction)]

HwAlarmOut[29]=

PreAlarm[90=LMU.DAM.SRAM(ECC uncorrectable error)] or

PreAlarm[233=LMU.FFT0.SRAM(ECC uncorrectable error))] or

PreAlarm[234=LMU.FFT1.SRAM(ECC uncorrectable error))] or

PreAlarm[235=LMU.MiniMCDS.SRAM(ECC uncorrectable error))]



Table 60 Table 9-8 HwAlarmOut[31:28]: LMU sub-system SRAMs

#### Function

HwAlarmOut[30]=

PreAlarm[92=LMU.DAM.SRAM(Address error)] or

PreAlarm[236=LMU.FFT0.SRAM(Address error)] or

PreAlarm[237=LMU.FFT1.SRAM(Address error)] or

PreAlarm[238=LMU.MiniMCDS.SRAM(Address error)]

HwAlarmOut[31]=

PreAlarm[94=LMU.DAM.SRAM(Address buffer overflow)] or

PreAlarm[239=LMU.FFT0.SRAM(Address buffer overflow)] or

PreAlarm[240=LMU.FFT1.SRAM(Address buffer overflow)] or

PreAlarm[241=LMU.MiniMCDS.SRAM(Address buffer overflow)]

## Table 9-11 HwAlarmOut[44:41]: Misc. SRAMs

HWAlarmOut[41] is defined twice in UM V1.3: both in the first and in the last row of Table 9-11. The definition in the last row is incorrect and has to be ignored. The part containing the correct definition of HWAlarmOut[41] is copied from UM V1.2 into the following **Table 61**:

## Table 61 Part of Table 9-11 with correct HwAlarmOut[41] Definition

#### **Function**

HwAlarmOut[41]=PreAlarm[142=PMU.FSI.SRAM(ECC single bit correction)]

orPreAlarm[143=DMA.SRAM(ECC single bit correction)]

orPreAlarm[144=Ethernet.SRAM(ECC single bit correction)]

orPreAlarm[145=PSI5.SRAM(ECC single bit correction)]

orPreAlarm[146=MCDS.SRAM(ECC single bit correction)]

orPreAlarm[147=CIF.SRAM(ECC single bit correction)]

orPreAlarm[148=CIF.JPEG1 4.SRAM(ECC single bit correction)]

orPreAlarm[149=CIF.JPEG3.SRAM(ECC single bit correction)]

# Table 9-13 HwAlarmOut[50:46]: PMU Alarms



The PreAlarms of PFlash2 and PFlash3 were accidentally removed in UM V1.3; these are: 180, 181, 188, 189, 196, 197, 204, 205, 212, 213.

The following **Table 62** copied from UM V1.2 is correct:

## Table 62 Table 9-13 HwAlarmOut[50:46]: PMU Alarms

#### **Function**

HwAlarmOut[46]=

PreAlarm[178=PMU.PFLASH0.(ECC single bit correction notification)] or PreAlarm[179=PMU.PFLASH1.(ECC single bit correction notification)] or PreAlarm[180=PMU.PFLASH2.(ECC single bit correction notification)] or PreAlarm[181=PMU.PFLASH3.(ECC single bit correction notification)]

HwAlarmOut[47]=

PreAlarm[186=PMU.PFLASH0.(ECC double bit correction notification)] or PreAlarm[187=PMU.PFLASH1.(ECC double bit correction notification)] or PreAlarm[188=PMU.PFLASH2.(ECC double bit correction notification)] or PreAlarm[189=PMU.PFLASH3.(ECC double bit correction notification)]

# HwAlarmOut[48]=

PreAlarm[194=PMU.PFLASH0.(ECC non correctable multiple bit error)] or PreAlarm[195=PMU.PFLASH1.(ECC non correctable multiple bit error)] or PreAlarm[196=PMU.PFLASH2.(ECC non correctable multiple bit error)] or PreAlarm[197=PMU.PFLASH3.(ECC non correctable multiple bit error)]

# HwAlarmOut[49]=

PreAlarm[202=PMU.PFLASH0.(Addressing error)] or

PreAlarm[203=PMU.PFLASH1.(Addressing error)] or

PreAlarm[204=PMU.PFLASH2.(Addressing error)] or

PreAlarm[205=PMU.PFLASH3.(Addressing error)]

# HwAlarmOut[50]=

PreAlarm[210=PMU.PFLASH0.(Address buffer full)] or

PreAlarm[211=PMU.PFLASH1.(Address buffer full)] or

PreAlarm[212=PMU.PFLASH2.(Address buffer full)] or

PreAlarm[213=PMU.PFLASH3.(Address buffer full)]

# • Table 9-17 TC29x Alarm Mapping related to Alarm 0 group



ALM0[0] incorrectly shows "Lockstep CPU" in UM V1.3. This alarm actually is reserved as there is no lockstep in CPU0.

The entries for ALM0[14:17] are incorrectly marked as reserved in UM V1.3.

The part containing the correct table rows is copied from UM V1.2 into the following **Table 63**:

Table 63 Part of Table 9-17 with correct TC29x Alarm Mapping related to Alarm 0 group

Alarm Index	Module	Safety Mechanism & Alarm Indication		
ALM0[0]	Reserved	Reserved		
ALM0[14]	CPU0	Safety Mechanism: SRAM ECC Alarm: DCACHE TAG SRAM ECC correction		
ALM0[15]	CPU0	Safety Mechanism: SRAM ECC Alarm: DCACHE TAG SRAM ECC uncorrectable error		
ALM0[16]	CPU0	Safety Mechanism: SRAM Address Monitor Alarm: DCACHE TAG SRAM address error		
ALM0[17]	CPU0	Safety Mechanism: SRAM Monitor Alarm: DCACHE TAG SRAM address buffer overflow		

# Table 9-19 TC29x Alarm Mapping related to ALM2 group

Note: The change of ALM2[24] to "Reserved" is correct in UM V1.3. The intended alarm event has been merged with the other DMA SRI alarms.

# Table 9-20 TC29x Alarm Mapping related to ALM3 group

Note: The change of ALM3[28] to "Reserved" is correct in UM V1.3. This alarm shall not be evaluated.

## SMU\_TC.H004 Alarm Mapping related to ALM3[9] in ALM3 Group

The VADC incorporated in this device uses clocks derived from  $f_{SPB}$ . The fault type "clock out of range" for the VADC is therefore covered by ALM3[7] "SPB clock out of range frequency".

Previous design steps (e.g. TC27x Bx, TC26x Ax, TC29x Ax) incorporated a different VADC module (clocked by  $f_{ADC}$ ) using ALM3[9] to signal faults of  $f_{ADC}$ 

However, clock  $f_{ADC}$  and its monitor still exist in the present design and are connected to ALM3[9] listed as "ADC clock out of range frequency" alarm in table "Alarm Mapping related to ALM3 group" of the SMU chapter.

#### Recommendation

- New software implementations should treat ALM3[9] as "Reserved", i.e. software should configure the behavior to "No Action".
- Software ported from previous design steps with a VADC module clocked by f<sub>ADC</sub> may be reused on this device step. However, alarms from ALM3[9] should be ignored.

# SMU\_TC.H005 Correction to Figure "SMU Register Map"

The start address "@SMU + 0x0E0" for the SMU System Registers shown in the lower part of figure "SMU Register Map" in the SMU chapter of the User's Manual is incorrect.

The correct start address is "@SMU + 0x7E0".

Addresses listed in table "Registers Overview" of the SMU chapter are correct.

# SMU TC.H006 Description of Bit EFRST in Register SMU\_AGC

In the SMU chapter of the User's Manual, the description of the encoding of bit EFRST (Enable FAULT to RUN State Transition) in register SMU\_AGC (Alarm Global Configuration) is missing.

The complete description should be as shown in Table 64:

Table 64 Bit EFRST in Register SMU\_AGC

Field	Bits	Type	Description		
EFRST	29	rw	Enable FAULT to RUN State Transition		
			0 <sub>B</sub> FAULT to RUN State Transition disabled 1 <sub>B</sub> FAULT to RUN State Transition enabled See section " <b>FSP Fault State</b> " for the usage of this field.		

## SMU TC.H007 SPB Bus Control Unit (SBCU) Alarm Signalling to SMU

ALM3[31] is dedicated to System Peripheral Bus (SPB) alarms. As described in table "Alarm Mapping related to ALM3 group" in the SMU chapter of the User's Manual, an SPB bus error can result from multiple root causes, including protocol violation, incorrect address, register access protection violation.

More details on the SPB related error conditions can be found in the "On-Chip Bus System" chapter:

The SBCU signals an alarm to the SMU whenever it detects

- a SPB transaction that was finished with a Bus Error (Error Acknowledge)
- an un-implemented Address (no slave responds to a transaction request)
- a SPB transaction that was finished by a Time-out.

The alarm signaling to the SMU is independent of the BCU configuration (e.g. BCU interrupt configuration, BCU debug status).

# SMU\_TC.H010 Clearing individual SMU flags: use only 32-bit writes

The SMU registers shall only be written via 32-bit word accesses (i.e. ST.W instruction), as mentioned in table "Registers Overview" of the SMU chapter in the User's Manual.

If any other instruction such as LDMST or SWAPMSK.W is used to modify only a few bits in the 32-bit register, then this may have the effect of modifying/clearing unintended bits.



## Recommendation (Examples in C Language)

- Example 1: To clear status flag SF2 in register AG0, use:
  - SMU AG0.U = 0x0000 0004;
- Example 2: To clear status flags EF2 in register RMEF and RMSTS, use:
  - SMU\_RMEF.U = 0xFFFF FFFB;
  - SMU RMSTS.U = 0xFFFF FFFB;

Here the <REGISTER>.U implies writing to the register as an unsigned integer, which normally results in a compiler translation into an ST.W instruction.

## Safety Considerations

As long as software uses only 32-bit writes to the SMU registers, there is no risk of malfunction.

In case the software does not use 32-bit writes (and for example uses bit-wise operations such as LDMST instructions instead) – then potentially unintended flags may be written and modified in the SMU registers. Depending on the application, this may potentially have an impact on safety and/or diagnostics.

Note: The SMU reaction itself (e.g. alarm action triggering) is not affected even if the software unintentionally clears additional bits by not using a 32-bit write as recommended.

# <u>SRI\_TC.H001</u> Using LDMST and SWAPMSK.W instructions on SRI mapped Peripheral Registers (range 0xF800 0000-0xFFFF FFFF)

The LDMST and SWAPMSK.W instructions in the AURIX™ microcontrollers are intended to provide atomicity as well as bit-wise operations to a targeted memory location or peripheral register. They are also referred to as Read-Modify-Write (RMW) instructions.

The bit-manipulation functionality is intended to provide software a mechanism to write to individual bits in a register, without affecting other bits. The bits to be written can be selected via a mask in the instruction. Please refer to the TriCore Architecture Manual for further information about these instructions and their formats.

## **Restrictions for SRI mapped Peripherals**

The bit-manipulation functionality is supported only on registers accessed via the SPB bus, and is not supported on the SRI mapped peripheral range (i.e. address range 0xF800 0000 to 0xFFFF FFFF, including (if available) EBU, PMU0, SRI Crossbar, LMU, DAM, FFT, CPUx SFRs and CSFRs, MCDS, miniMCDS); see table "On Chip Bus Address Map of Segment 15" in chapter "Memory Map").

On the SRI mapped peripherals, usage of these instructions always results in all the bits of a register being written, and not just specific individual bits.

Note: The instructions are still executed atomically on the bus – i.e the SRI is locked between the READ and the WRITE transaction.

## STM TC.H001 Effect of kernel reset on interrupt outputs STMIR0/1

The clock ratio  $f_{\text{STM}}$ :  $f_{\text{SPB}}$  is determined by the settings of bit fields STMDIV and SPBDIV in registers CCUCON1 and CCUCON0, respectively.

If  $f_{STM} \le f_{SPB}$ , and a kernel reset of the STM module is performed in the same clock cycle where a compare match of the STM with the CMP0 or CMP1 registers occurs, a transition on the interrupt outputs STMIR0 or STMIR1 may occur. This may e.g. trigger the External Request Unit (ERU), or set the corresponding Service Request flags SRC\_STMmSR0.SRR or SRC\_STMmSR1.SRR in the Interrupt Router (m = 0, 1, 2, depending on number of CPUs).

Note: For  $f_{STM} > f_{SPB}$ , this effect will not occur.

#### Recommendation

If  $f_{STM} \le f_{SPB}$ , set bits ICR.CMP0EN =  $0_B$  and ICR.CMP1EN =  $0_B$  to disable the compare match interrupts before performing the STM kernel reset.

## STM\_TC.H002 Access Protection for STM Control Registers

The access protection symbol 'P' to indicate Access Enable Register protection is missing in table "Registers Overview - STM Control Registers" of the STM



chapter in the User's Manual for the STM registers CMP0, CMP1, CMCON, ICR, ISCR.

The STM registers CMP0, CMP1, CMCON, ICR, ISCR actually have protection via the Access Enable registers (ACCEN0/1), as shown in the following Table 65.

Table 65 Correction to Table Registers Overview - STM Control Registers

Short Name	Description	Offset Addr.	Access	Reset		
			Read	Write		
CMP0	Compare Register 0	30 <sub>H</sub>	U, SV	U, SV, P	Application	
CMP1	Compare Register 1	34 <sub>H</sub>	U, SV	U, SV, P	Application	
CMCON	Compare Match Control Register	38 <sub>H</sub>	U, SV	U, SV, P	Application	
ICR	Interrupt Control Register	3C <sub>H</sub>	U, SV	U, SV, P	Application	
ISCR	Interrupt Set/Clear Register	40 <sub>H</sub>	U, SV	U, SV, P	Application	

# STM\_TC.H003 Suspend control for STMx - Documentation Update

In contrast to the register description of bit OCS.SUS in the STM chapter of the current User's Manual, the suspend functionality of STMx is controlled by signal CPUxSUSOUT of the corresponding CPUx (and not by the signal coming from the OCDS Trigger Switch (OTGS)).

Therefore, the description for bit OCS.SUS in the STM chapter should read:

 "Controls the sensitivity to the suspend signal coming from the CPU (CPUxSUSOUT)".