

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 312


Keywords: Siemens, PEB20320, DS1, T1, E1, T1/E1, SCT, single chip transceiver

APPLICATION NOTE 312

DS2151, DS2153 Interfacing to the PEB20320


May 07, 2001

Abstract: Application Note 312 provides a logical diagram of the interface of the Dallas Semiconductor/Maxim DS2151 T1 single chip transceiver (SCT) and DS2153 E1 SCT to the Siemens PEB20320.



Notes:

- 1. Both the DS2151 and the DS2153 are set up with both the receive and transmit elastic stores disabled.
- 2. Shown is a "looped-timed" application.
- 3. The RSYNC pin is programmed to be an output; the TSYNC pin is programmed to be an input.
- 4. RCHBLK is programmed to be set high except in the last channel of each frame.
- 5. Timing between the devices is shown below:



More Information

For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 312: http://www.maximintegrated.com/an312 APPLICATION NOTE 312, AN312, AN 312, APP312, Appnote312, Appnote 312 Copyright © by Maxim Integrated Products Additional Legal Notices: http://www.maximintegrated.com/legal