

# CY62162G/CY62162GE MoBL®

# 16-Mbit (512 K × 32) Static RAM with Error-Correcting Code (ECC)

#### **Features**

- Ultra-low standby power

  □ Typical standby current: 5.5 μA
  - □ Maximum standby current: 16 μA
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 119-ball PBGA package, 512 K × 32 bits SRAM

### **Functional Description**

The CY62162G and CY62162GE devices are high performance CMOS MoBL SRAM organized as 512K words by 32-bits. Both CY62162G and CY62162GE are available with dual chip enables. CY62162GE includes an error indication pin that signals the host processor in the case of a single bit error-detection and correction event. It is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{\tiny B}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down

feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW or  $\overline{B}_{A-D}$  HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>31</sub>) are placed in a high impedance state when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW) or outputs are disabled ( $\overline{DE}_1$  HIGH) or the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH).

To write to the device, take chip enables ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH) and write enable ( $\overline{WE}$ ) input LOW. If byte enable A ( $\overline{B}_A$ ) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). If byte enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O $_8$  through I/O $_15$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O $_16$  to I/O $_23$  and I/O $_24$  to I/O $_31$ , respectively.

To read from the device, take chip enables ( $\overline{\text{CE}}_1$  LOW,  $\text{CE}_2$  HIGH), and output enable ( $\overline{\text{OE}}$ ) LOW while forcing the write enable ( $\overline{\text{WE}}$ ) HIGH. If the first byte enable ( $\overline{\text{B}}_{\text{A}}$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If byte enable ( $\overline{\text{B}}_{\text{B}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. Likewise,  $\overline{\text{B}}_{\text{C}}$  and  $\overline{\text{B}}_{\text{D}}$  correspond to the third and fourth bytes. During Read operation, in case of a single bit error detection and correction, ERR is asserted HIGH[1]. See the Truth Table – CY62162G / CY62162GE on page 15 for a complete description of read and write modes.


CY62162G and CY62162GE devices are available in a 119-ball PBGA package with center power and ground pinout.

Note

This device does not support automatic write-back on error detection.




# Logic Block Diagram - CY62162G





# Logic Block Diagram - CY62162GE







#### **Contents**

Pin Configurations	5
Product Portfolio	6
Maximum Ratings	7
Operating Range	
Electrical Characteristics	7
Capacitance	8
Thermal Resistance	
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
Switching Characteristics	10
Switching Waveforms	11
Truth Table - CY62162G / CY62162GE	
ERR Output - CY62162GE	15

Ordering Information	16
Ordering Code Definitions	16
Package Diagram	17
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	20



# **Pin Configurations**

Figure 1. 119-ball FBGA pinout <sup>[2]</sup> CY62162G (512 K × 32)

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O <sub>0</sub>
В	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	$\overline{B}_c$	CE <sub>2</sub>	NC	NC	$\overline{B}_{a}$	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
E	I/O <sub>20</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>5</sub>
G	I/O <sub>22</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>7</sub>
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O <sub>24</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
M	I/O <sub>26</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
Ν	I/O <sub>27</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	B <sub>d</sub>	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	ŌĒ	A <sub>6</sub>	A <sub>5</sub>	I/O <sub>15</sub>

Figure 2. 119-ball FBGA pinout  $^{[2,\ 3]}$  CY62162GE (512 K × 32)

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O <sub>0</sub>
В	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	Bc	CE <sub>2</sub>	NC	NC	B <sub>a</sub>	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
E	I/O <sub>20</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{SS}$	$V_{DD}$	V <sub>SS</sub>	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>5</sub>
G	I/O <sub>22</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>7</sub>
J	ERR	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O <sub>24</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
M	I/O <sub>26</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
N	I/O <sub>27</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	B <sub>d</sub>	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	OE	A <sub>6</sub>	A <sub>5</sub>	I/O <sub>15</sub>

#### Note

- NC pins are not connected internally to the die.
   ERR is an Output pin. If not used, this pin should be left floating.



# **Product Portfolio**

	Features and Options (see the Pin Configurations Section)		V <sub>CC</sub> Range (V)	Speed (ns)	Power Dissipation				
Product		Range			Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (µA)		
Troduct					f = f <sub>max</sub>				
					Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	
CY62162G(E)18	Optional Frror indication		1.65 V-2.2 V	55	29	32	7	26	
CY62162G(E)30		Industrial	2.2 V-3.6 V	45	29	36	5.5	16	

Document Number: 001-81598 Rev. \*D

Note
4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage to ground potential ..... -0.5 V to  $V_{CC} + 0.5 \text{ V}$ 

DC input voltage [6] ......-0.5 V to V<sub>CC</sub>+ 0.5 V

Output current into outputs (LOW)20 mA
Static discharge voltage
(per MIL-STD-883, method 3015) > 2001 V
Latch-up current> 140 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[7]</sup>
CY62162G	Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V

# **Electrical Characteristics**

Over the Operating Range

Parameter	Desc	cription	Test Cond	ditions	Min	<b>Typ</b> [8]	Max	Unit
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 m/	4	1.4	_	_	
V <sub>OH</sub>	Output HIGH voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 m/	4	2.0	-	_	
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m/	4	2.2	-	_	
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	-	0.2	
$V_{OL}$	Output LOW voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	-	0.4	
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	-	0.4	\ /
		1.65 V to 2.2 V	_		1.4	_	V <sub>CC</sub> + 0.2	V
V <sub>IH</sub>	Input HIGH voltage	2.2 V to 2.7 V	_		2.0	_	V <sub>CC</sub> + 0.3	
	Voltage	2.7 V to 3.6 V	_		2.0	_	V <sub>CC</sub> + 0.3	
		1.65 V to 2.2 V	_		-0.2	_	0.4	
$V_{IL}$	Input LOW voltage <sup>[6]</sup>	2.2 V to 2.7 V	_			_	0.6	
		2.7 V to 3.6 V	_		-0.3	-	0.8	
I <sub>IX</sub>	Input leakage of	current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-1.0	-	+1.0	^
I <sub>OZ</sub>	Output leakage	current	GND $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> , Out	out disabled	-1.0	_	+1.0	μΑ
			f = 22.22 MHz (45 ns)	$V_{CC} = V_{CC(max)}$	_	29.0	36.0	
I <sub>CC</sub>	V <sub>CC</sub> operating	supply current	$f = 18.18 \text{ MHz } (55 \text{ ns})$ $I_{OUT} = 0$	$I_{OUT} = 0 \text{ mÅ}$	_	29.0	32.0	mA
			f = 1 MHz	CMOS levels	_	7.0	9.0	
		er down current – V <sub>CC</sub> = 2.2 to 3.6 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or CE}$	<sub>2</sub> ≤ 0.2 V	_	5.5	16.0	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V		or $B_{A-D} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \le f = f_{max}$ (address and dat $f = 0$ (OE, and WE), $V_{CC}$	a only),	_	7.0	26.0	μΑ
. [9]	Automatic power CMOS inputs; \	er down current – V <sub>CC</sub> = 2.2 to 3.6 V	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or CE or $\overline{B}_{A-D} \ge V_{CC} - 0.2 V$ ,	_	_	5.5	16.0	
I <sub>SB2</sub> <sup>[9]</sup>		er down current – / <sub>CC</sub> = 1.65 to 2.2 V	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN}$ f = 0, $V_{CC} = V_{CC(max)}$	≤ 0.2 V,	_	7.0	26.0	

#### Notes

- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.
   V<sub>IL(min)</sub> = –2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
   Full device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 200-µs wait time after V<sub>CC</sub> stabilizes to its operational value.
   Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.

- 9. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance

Parameter [10]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance			

## **Thermal Resistance**

Parameter [10]	Description	Test Conditions	119-ball BGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, 2-layer printed circuit board	20.92	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.84	

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms




Table 1. AC Test Loads

Parameter	1.8 V	2.5 V	3.0 V	Unit
R1	13500	16667	1103	Ω
R2	10800	15385	1554	
R <sub>TH</sub>	6000	8000	645	
$V_{TH}$	0.8	1.2	1.75	V

#### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[11]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	_	-	V
I <sub>CCDR</sub> [12, 13]	Data retention current	$\begin{array}{l} \underline{1.0} \ V \leq V_{CC} \leq 2.2 \ V, \\ \underline{CE}_1 \geq V_{CC} - 0.2 \ V \ \text{or} \ CE_2 \leq 0.2 \ V \ \text{or} \\ \overline{B}_{A-D} \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ \text{or} \ V_{IN} \leq 0.2 \ V \end{array}$	-	7.0	26.0	μА
		$\begin{array}{l} \underline{2.2 \text{ V}} < \text{V}_{\text{CC}} \leq 3.6 \text{ V}, \\ \underline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{CE}_2 \leq 0.2 \text{ V} \text{ or} \\ \underline{\text{B}}_{\text{A-D}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \underline{\text{V}}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \leq 0.2 \text{ V} \end{array}$	-	5.5	16.0	μιτ
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time	-	0	-	-	ns
t <sub>R</sub> <sup>[14, 15]</sup>	Operation recovery time	-	45 / 55	_	-	

#### **Data Retention Waveform**

Figure 4. Data Retention Waveform



#### Notes

<sup>11.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V for the range 1.7 V to 2.2 V; 3 V for the range 2.2 V to 3.6 V, T<sub>A</sub> = 25 °C.

<sup>12.</sup> Only chip enables  $(\overline{CE}_1 \text{ and } CE_2)$  and all byte enables  $(\overline{B}_{A-D})$  need to be tied to CMOS levels to meet the  $I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.

<sup>13.</sup>  $\overline{B}_{A-D}$  is the AND of  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$  and  $\overline{B}_D$ . Chip is deselected by either disabling the chip enable signals or by disabling all byte enables together. 14. These parameters are guaranteed by design and are not tested. 15. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$  or stable at  $V_{CC(min)} \ge 100 \ \mu s$ .



### **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	45	ns	55	11!4	
Parameter [10, 11]	Description	Min	Max	Min	Max	Unit
Read Cycle		•	•	•	•	•
t <sub>RC</sub>	Read cycle time	45.0	_	55.0	_	
t <sub>AA</sub>	Address to data/ERR valid	_	45.0	_	55.0	
t <sub>OHA</sub>	Data/ERR hold from address change	10	-	10.0	_	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data/ERR valid	_	45.0	_	55.0	
t <sub>DOE</sub>	OE LOW to data/ERR valid	_	22.0	_	25.0	
t <sub>LZOE</sub>	OE LOW to low Z [17, 18]	5.0	-	5.0	_	
t <sub>HZOE</sub>	OE HIGH to high Z [17, 18, 19]	_	18.0	_	18.0	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low Z [17, 18]	10.0	-	10.0	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high Z [17, 18, 19]	_	18.0	_	18.0	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up [20]	0	-	0	_	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down [20]	_	45.0	_	55.0	
t <sub>DBE</sub>	Byte enable LOW to data valid	_	45.0	_	55.0	
t <sub>LZBE</sub>	Byte enable LOW to low Z [17]	5.0	-	5.0	_	
t <sub>HZBE</sub>	Byte enable HIGH to high Z [17, 19]	_	18.0	_	18.0	
Write Cycle [21, 22	2]					
t <sub>WC</sub>	Write cycle time	45.0	_	55.0	_	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35.0	_	40.0	-	
t <sub>AW</sub>	Address setup to write end	35.0	_	40.0	-	
t <sub>HA</sub>	Address hold from write end	0	_	0	-	
t <sub>SA</sub>	Address setup to write start	0	_	0	_	
t <sub>PWE</sub>	WE pulse width	35.0	-	40.0	_	ns
t <sub>BW</sub>	Byte enable LOW to write end	35.0	-	40.0	_	
t <sub>SD</sub>	Data setup to write end	25.0	-	25.0	_	
t <sub>HD</sub>	Data hold from write end	0	-	0	_	
t <sub>HZWE</sub>	WE LOW to high Z [17, 19, 18]	_	18.0	_	20.0	
t <sub>LZWE</sub>	WE HIGH to low Z [17, 18]	10.0	_	10.0	_	

#### Notes

<sup>16.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Table 1 on page 8.

17. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

18. Tested initially and after any design or process changes that may affect these parameters.

<sup>19.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
20. These parameters are guaranteed by design and are not tested.

<sup>21.</sup> The internal write time of the memory is defined by the overlap of CE and WE LOW. Chip enable must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates

<sup>22.</sup> The minimum write cycle pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 of CY62162G (Address Transition Controlled)  $^{[23,\,24]}$ 





Figure 6. Read Cycle No. 1 of CY62162GE (Address Transition Controlled)  $^{[23,\ 24]}$ 




<sup>23.</sup> Device is continuously selected.  $\overline{OE}$  =  $V_{IL}$ ,  $\overline{CE}$  =  $V_{IL}$ . 24.  $\overline{WE}$  is HIGH for read cycle.



# Switching Waveforms (continued)

Figure 7. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled) [25, 26, 27]



25. WE is HIGH for read cycle. 26. Address valid before or similar to CE transition LOW.

 $27. \overline{\text{CE}} \text{ refers to a combination of } \overline{\text{CE}}_1 \text{ and } \text{CE}_2. \overline{\text{CE}} \text{ is LOW when } \overline{\text{CE}}_1 \text{ is LOW and CE}_2 \text{ is HIGH.} \overline{\text{CE}} \text{ is HIGH when } \overline{\text{CE}}_1 \text{ is HIGH or CE}_2 \text{ is LOW.}$ 



### Switching Waveforms (continued)

**ADDRESS**  $\overline{\mathsf{WE}}$ NOTE 32 DATA<sub>IN</sub> VALID

Figure 8. Write Cycle No. 1 (CE Controlled) [28, 29, 30, 31]

Notes

28. The internal write time of the memory is defined by the overlap of CE and WE LOW. Chip enable must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates

<sup>29.</sup> Data I/O is high impedance if  $\overline{OE}$  or  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D$  =  $V_{IH}$ .

<sup>30.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.

<sup>31.</sup>  $\overline{\text{CE}}$  refers to a combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ .  $\overline{\text{CE}}$  is LOW when  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH.  $\overline{\text{CE}}$  is HIGH when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW. 32. During this period the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[33,\ 34,\ 35]}$ 





Figure 10. Write Cycle No. 3  $(\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D$  Controlled,  $\overline{OE}$  LOW) [33, 34]



- 34.  $\overline{\text{CE}}$  refers to a combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ .  $\overline{\text{CE}}$  is LOW when  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH.  $\overline{\text{CE}}$  is HIGH when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW.
- 35. The minimum write cycle pulse width should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 36. During this period the I/Os are in output state and input signals should not be applied.



#### Truth Table - CY62162G / CY62162GE

<b>CE</b> [37]	OE	WE	B <sub>A</sub>	B <sub>B</sub>	B <sub>C</sub>	B <sub>D</sub>	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>16</sub> -I/O <sub>23</sub>	I/O <sub>24</sub> -I/O <sub>31</sub>	Mode	Power
Н	Χ	Χ	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	High Z	High Z	High Z	High Z	Standby	(I <sub>SB</sub> )
X <sup>[38]</sup>	Χ	Χ	Н	Н	Τ	Н	High Z	High Z	High Z	High Z	Standby	$(I_{SB})$
L	L	Τ	L	L	L	L	Data out	Data out	Data out	Data out	Read all bits	(I <sub>CC</sub> )
L	L	Ι	L	Н	Η	Н	Data out	High Z	High Z	High Z	Read byte A bits only	(I <sub>CC</sub> )
L	L	Η	Н	L	Η	Н	High Z	Data out	High Z	High Z	Read byte B bits only	(I <sub>CC</sub> )
L	L	Н	Н	Н	L	Н	High Z	High Z	Data out	High Z	Read byte C bits only	(I <sub>CC</sub> )
L	L	Ι	Н	Н	Η	L	High Z	High Z	High Z	Data out	Read byte D bits only	(I <sub>CC</sub> )
L	Χ	L	L	L	L	L	Data in	Data in	Data in	Data in	Write all bits	(I <sub>CC</sub> )
L	Χ	L	L	Н	Н	Н	Data in	High Z	High Z	High Z	Write byte A bits only	(I <sub>CC</sub> )
L	Χ	Ш	Н	L	Η	Н	High Z	Data in	High Z	High Z	Write byte B bits only	(I <sub>CC</sub> )
L	Χ	L	Н	Н	L	Н	High Z	High Z	Data in	High Z	Write byte C bits only	(I <sub>CC</sub> )
L	Χ	L	Н	Н	Н	L	High Z	High Z	High Z	Data in	Write byte D bits only	(I <sub>CC</sub> )
L	Н	Η	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I <sub>CC</sub> )

# ERR Output - CY62162GE

Output [39]	ut <sup>[39]</sup> Mode			
0 Read Operation, no single bit error in the stored data.				
1 Read Operation, single bit error detected and corrected.				
Z Device deselected / Outputs disabled / Write Operation.				

Note

37.  $\overline{\text{CE}}$  refers to a combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ .  $\overline{\text{CE}}$  is LOW when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH.  $\overline{\text{CE}}$  is HIGH when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW.

38. 'X' refers to  $V_{\text{IL}}$  or  $V_{\text{IH}}$ . For CMOS voltage levels refer to  $I_{\text{SB2}}$  test conditions in Electrical Characteristics on page 7. Chip enables ( $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ ) and all Byte Enables ( $\overline{\text{B}}_{\text{A-D}}$ ) must be in CMOS voltage levels to meet the  $I_{\text{SB2}}/I_{\text{CCDR}}$  spec.


39. ERR is an Output pin. If not used, this pin should be left floating.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (All Pb-free)	Operating Range
45	2.2 V-3.6 V	CY62162G30-45BGXI	51-85115	119-ball PBGA (14 × 22 × 2.4 mm)	Industrial
55	1.65 V-2.2 V	CY62162G18-55BGXI			Industrial


#### **Ordering Code Definitions**






# **Package Diagram**

Figure 11. 119-ball PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE: Package Weight: See Cypress Package Material Declaration Datasheet

51-85115 \*D

(PMDD) posted on the Cypress web.



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
WE	Write Enable

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
mA	milliampere
MHz	megahertz
mm	millimeter
μΑ	microampere
μs	microsecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

	Document Title: CY62162G/CY62162GE MoBL <sup>®</sup> , 16-Mbit (512 K × 32) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81598						
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*C	4863821	NILE	07/31/2015	Changed status from Preliminary to Final.			
*D	6012120	AESATMP9	01/03/2018	Updated logo and copyright.			

Document Number: 001-81598 Rev. \*D



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of an issume any liability arising out of the applications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document without further notice. Cypress does not assume any code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall indemnify and hold Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-81598 Rev. \*D Revised January 3, 2018 Page 20 of 20