

Usermanual TLI493D-W2BW

Low Power 3D Hall Sensor with I²C Interface and Wake Up Function

TLI493D-W2BW

About this document



Scope and purpose

This document provides product information and descriptions regarding:

- I²C Registers
- I²C Interface
- Wake Up mode
- Diagnostic

Intended audience

This document is aimed at engineers and developers of hard and software using the sensor TLI493D-W2BW.



Table of contents

Table of contents

	About this document
	Table of contents 2
1	I ² C Register
1.1	Register overview
1.2	Register description
1.2.1	Bit types
1.2.2	Measurement data and registers combined in the I ² C parity bit "P"
1.2.3	Wake Up and registers combined in the I ² C parity flag "CF"
1.2.4	Advanced configuration register10
1.2.5	Mode registers combined in the I ² C parity flag "FF"
1.2.6	Diagnostic, reserved, status, and version registers
2	I ² C Interface
2.1	I ² C protocol description
2.1.1	General description
2.1.2	I ² C write command
2.1.3	I ² C read commands
2.1.3.1	2-byte read command
2.1.3.2	1-byte read command 21
2.2	Collision avoidance and clock stretching
2.2.1	Collision avoidance
2.2.2	Clock stretching
2.3	Sensor reset by I ² C
2.4	Sensor Initialization and Readout example25
2.5	Loss of V _{DD} impact on I ² C bus
3	Wake Up mode 27
3.1	Wake Up activation
3.2	Wake Up constraints
3.3	Wake Up in combination with the angular mode
4	Diagnostic
4.1	Parity bits and parity flags
4.2	Power-down flags
4.3	Frame counter
5	Terminology
6	Revision history
	Disclaimer



1 I²C Register

The TLI493D-W2BW includes several registers that can be accessed via Inter-Integrated Circuit interface (I²C) to read data as well as to write and configure settings.

1.1 Register overview

A bitmap overview is presented in *Figure 1*. Basically the following sections are available:

- measurement data (green bits in registers 00_H till 05_H)
- sensor status and diagnostics (grey bits in registers 05_H , 06_H , 10_H and 11_H)
- configuration parameters such as the power mode (orange bits in registers 10_H, 11_H, 13_H and 14_H)
- Wake Up values in registers (blue bits in registers 07_H till $0F_H$)

	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
Bx (00 _H)				Bx (1	114)				ZН (0С _н)				ZH (1	14)	\		
					r								'n	N			
Ву (01 _Н)				By (1	114)				WU (0D _H)	WA	wυ		XH (31	.)		XL (31	.)
					r					r	rw		rw			rw	
Bz (02 _H)		,		Bz (2	114)	1	,	,	YHL2 (OE _H)	Rese	erved		YH (31)		YL (31	.)
					r					r	w		rw			rw	
Temp (03 _H)				Тетр	(114)				ZHL2 (OF _H)	Rese	erved		ZH (31	.)	:	ZL (31	.)
					r			-		r	w		rw			rw	
Bx2 (04 _H)		Bx (30)			Ву (30)		Config (10 _H)	DT	AM	Т	RIG	X2	TL_	mag	СР
			r				r		,	rw	rw		rw	rw	r	w	rw
Temp2 (05 _H)	Temp	(32)	I	D		Bz (30)		MOD1 (11 _H)	FP	IIC	adr	PR	CA	INT	MC	DE
		r		r			r			rw	r	w	rw	rw	rw	rw	rw
Diag (06 _H)	Р	FF	CF	Т	PD3	PD0	FF	M	Reserved (12 _H)				Rese	rved			
	r	r	r	r	r	r		r					n	N			
XL (07 _H)				XL (1	114)				MOD2 (13 _H)		PRD			F	Reserve	d	
				r	ŵ						rw				rw		
XH (08 _H)				XH (:	114)				Config2 (14 _H)		, 1		Reserve	d			X4
				r	Ŵ								w				w
YL (09 _H)				· YL (1	114)				Reserved (15 _H)				Rese	rved			
				r	ŵ								v	v			
YH (OA _H)				YH (:	114)				Ver (16 _H)	Rese	erved	Ţ	ype		H	NV	
				r	w					I	r		r			r	
ZL (OB _H)				ZL (1	114) r												
				r	w												
Colour lege	nd for	the Bit	map														
Magne	tic valu	ues			Conf	igurati	on		Diagnosis	[V	Vake U	lp				
Tempe	rature	values			Conf	igurati	on bus	5	Reserved bits		P	arity b	oits and	l relate	ed regi	sters (colour)

Figure 1

TLI493D-W2BW Bitmap

The diagnostic register 06_H contains parity information as a diagnostic mechanism. The bitmap illustrates this and marks the relationship of the sections to this flags with different colored lines/frames around the bit contents.



Register long name	Address
Magnetic values MSBs	00 _H , 01 _H , 02 _H
Temperature value MSBs	03 _H
Magnetic values LSBs	04 _H
Temperature and magnetic LSBs and device address	05 _H
Sensor diagnostic and status register	06 _H
Wake Up lower threshold MSBs	07 _H , 09 _H , 0B _H
Wake Up upper threshold MSBs	08 _H , 0A _H , 0C _H
Wake Up enable and X thresholds LSBs	0D _H
Wake Up Y thresholds LSBs	0E _H
Wake Up Z thresholds LSBs	0F _H
Configuration register	10 _H
Power mode, interrupt, address, parity	11 _H
Reserved register	12 _H
Low Power Mode update rate	13 _H
Configuration register 2	14 _H
Reserved register	15 _H
Version register	16 _H
	Register long nameMagnetic values MSBsTemperature value MSBsMagnetic values LSBsTemperature and magnetic LSBs and device addressSensor diagnostic and status registerWake Up lower threshold MSBsWake Up upper threshold MSBsWake Up enable and X thresholds LSBsWake Up 2 thresholds LSBsWake Up Z thresholds LSBsConfiguration registerPower mode, interrupt, address, parityReserved registerLow Power Mode update rateConfiguration register 2Reserved registerVersion registerVersion register

1.2 Register description

The I²C registers can be read or written at any time. It is recommended to read measurement data in a synchronized fashion, i.e. after an interrupt pulse (/INT). This avoids reading inconsistent sensor or diagnostic data, especially in fast mode. Additionally, several flags can be checked to ensure the register values are consistent and the ADC was not running at the time of readout.

1.2.1 Bit types

The TLI493D-W2BW contains read bits, write bits and reserved bits.

Table 2 Bit Types						
Function	Description					
Read	Read only bit					
Write	Write only bit					
Read/write	Readable and writable bit					
Reserved	 Bits that must keep the default values For write bits: write back the reset value stated in the register description For read/write bits: if available write back the reset value stated in the register description. Otherwise a read prior to write is required (these bits are device specific) 					
	Bit Types Function Read Write Read/write Reserved					



1.2.2 Measurement data and registers combined in the I²C parity bit "P"

The I²C communication of the registers in this chapter is protected with the parity bit "P", described in the Diag register with the address $06_{\rm H}$. See also *Figure 1* - parity bits and related registers.

To make sure all data is consistent, the registers from 00_H to 06_H should be read with the same I²C command. Otherwise, the sampled data (X, Y, Z, Temperature) may correspond to different conversion cycles.

Magnetic values MSBs

Register names		Address Reset Value						
Bx, By and Bz		00 _H , 01 _H , 02 _H						
7			<u>.</u>				0	
			Bx, By and	Bz (114)	1	1	
Field	Bits	Туре	Description	1				
Bx, By and Bz	7:0	r	Bx, By and Bz values Signed value as two's complement from the HALL probes in the x, y and z-direction of the magnetic field. Contains the eight Most Significant Bits. If Bz is deactivated the Bz value is the reset value.					

Back to TLI493D-W2BW Bitmap.

Temperature value MSBs

Register name		Address Reset Value						
Temp			0	3 _H			80 _H	
7							0	
			Temp	(114)	1	1	1	
Field	Bits	Туре	Description	<u>.</u> ו	-	•		
Тетр	7:0	r	Temperatu Signed valu measureme	re value e as two's con ent is deactiva	nplement. If th ted, the Temp	e temperature value is the res	set value.	

Back to TLI493D-W2BW Bitmap.

Magnetic values LSBs

Register name Bx2	2	Address Reset Valu 04 _H 00					
7			4 3 .0) By (30)				
	Bx (3	1 30) I	1		By (3	I 30) I	
Field	Bits	Туре	Description	1			
Bx	7:4	r	Bx value Signed valu direction of Bits.	e as two's com the magnetic	plement from field. Contains	the HALL pro the four Leas	bes in the x- t Significant



Field	Bits	Туре	Description
Ву	3:0	r	By value
			Signed value as two's complement from the HALL probes in the y- direction of the magnetic field. Contains the four Least Significant Bits.

Back to TLI493D-W2BW Bitmap.

Temperature and magnetic LSBs and device address

Register name	9		Add	ress			Reset Value
Temp2			05	Б́н	((((Product Product Product Product	: Type A0) 00 _H : Type A1) 10 _H : Type A2) 20 _H : Type A3) 30 _H
7	6	5	4	3			0
Тетр	(32)	IC)		Bz (30)		

Field	Bits	Туре	Description
Temp	7:6	r	Temperature value
			Signed value as two's complement. If the temperature measurement is deactivated, the Temp value is the reset value.
ID	5:4	r	ID
			Readback of the sensor ID, from <code>IICadr</code> . μC shall verify the address sent by the sensor. See <code>Table 4</code> .
Bz	3:0	r	Bz value
			Signed value as two's complement from the HALL probes in the z- direction of the magnetic field. Contains the four Least Significant Bits. If Bz is deactivated the Bz value is 0 _H .

Back to TLI493D-W2BW Bitmap.

1.2.3 Wake Up and registers combined in the I²C parity flag "CF"

The I²C communication of the registers in this chapter is protected by the parity bit CF, which is described in the Diag register with the address 06_H. See also *Figure 1* - parity bits and related registers.

Wake Up lower threshold MSBs

Register names	ster names Address						et Value
XL, YL and ZL			07 _H 09 _H 0			80 _H	
7						0	_
	I	XL, YL	. and ZL (1	14)			
1 1		1		1			



Field	Bits	Туре	Description
XL, YL and ZL	7:0	rw	Wake Up lower threshold
			Defines the lower threshold MSBs of the magnetic field in the x, y and z-direction at or below which the sensor enables the /INT, if INT bit = 0_B .
			See Equation 2 .

Back to TLI493D-W2BW Bitmap.

Wake Up upper threshold MSBs

Register names			Address				Reset Value	
XH, YH and ZH	08 _H 0A _H 0C _H							$7F_{H}$
7					1		0	_
			H, YH and	 ZH (114) 	I		
Field	Bits	Туре	Descript	tion				
XH, YH and ZH	7:0	rw	Wake Up Definest y and z c INT bit =	p upper thre the upper thr lirection at or 0 _B . See Equa	shold eshold MSB above whic ition 2 .	s of the magn ch the sensor	etic field in th enables the /	ie x, INT, if

Back to TLI493D-W2BW Bitmap.

Wake Up enable and X thresholds LSBs

Register nam	e	Address						Rese	t Value
WU					0D _H				38 _H
7	6		5		3	2		0	_
WA	ω	J		XH (31)			XL (31)		
Field		Bits	Туре	Descript	tion				
WA		7	r	Wake Up Flag that enabled If 0 _B the If 1 _B the This bit o enabled accordin	b mode acti t reports wh Wake Up mo Wake Up mo can be checl As long as t g Table 5.	ve ether the Wal ode is disable ode is enable ked if the Wak the <i>WA</i> bit = 0	ke Up mode is d. d. ke Up function _B , the /INT will	disabled or is disabled of be asserted	r



Field	Bits	Туре	Description
WU	6	rw	Enables Wake Up mode
			If 0_B the Wake Up mode will be disabled. If 1_B the Wake Up mode will be enabled.
			The following conditions must be fulfilled:
			• The device is configured to full or short range sensitivity
			• CP parity bit (register 10 _H) must be odd
			• Configuration parity must be flagged (<i>CF</i> bit = 1 _B)
			Interrupts /INT will be sent when the measurement data is \geq upper or \leq lower Wake Up threshold.
ХН	5:3	rw	Wake Up X upper threshold
			Defines the upper threshold LSBs of the magnetic field in the x-direction at or above the sensor enables the /INT, if <i>INT</i> bit = 0_B . See <i>Equation 2</i> .
XL	2:0	rw	Wake Up X lower threshold
			Defines the lower threshold LSBs of the magnetic field density in the x-direction at or below the sensor enables the /INT, if <i>INT</i> bit = 0_B . See <i>Equation 2</i> .

Back to TLI493D-W2BW Bitmap.

Wake Up Y thresholds LSBs

Re	gister name	ē		Address			Rese	t Value
Υŀ	IL2			0E _H				
_	7	6	5	3	2		0	-
	ا Rese	rved	Y	′H (31)		YL (31)	I	

Field	Bits	Туре	Description
Reserved	7:6	rw	Factory settings
			Do not modify, only write reset value.
YH	5:3	rw	Wake Up Y upper threshold
			Defines the upper threshold LSBs of the magnetic field in the y-direction at or above which the sensor enables the /INT, if <i>INT</i> bit = 0_B . See <i>Equation 2</i> .
YL	2:0	rw	Wake Up Y lower threshold
			Defines the lower threshold LSBs of the magnetic field density in the y-direction at or below which the sensor enables the /INT, if <i>INT</i> bit = 0B. See <i>Equation 2</i> .

Back to TLI493D-W2BW Bitmap.

Wake Up Z thresholds LSBs

Register name	Address	Reset Value
ZHL2	0F _H	38 _H



7	6	5		3	2		0		
Rese	rved		ZH (31)	I		ZL (31)			
Field	Bits	Туре	Descript	tion					
Reserved	7:6	rw	Reserve	d					
			Do not m	nodify, only w	vrite reset va	alue.			
ZH	5:3	rw	Wake Up	Wake Up Z upper threshold					
			Defines t z-directio = 0 _B .	the upper thr on at or abov	eshold LSBs we which the	s of the magne sensor enable	ic field in the s the /INT, if IN T	7 bit	
			See Equ	ation 2.					
ZL	2:0	rw	Wake Up	o Z lower thr	eshold				
			Defines t the z-dir bit = 0 _B .	the lower three ection at or b See Equatior	eshold LSBs below which <mark>1 2</mark> .	of the magnet the sensor ena	ic field density ables the /INT, i	in f INT	

Back to TLI493D-W2BW Bitmap.

Configuration register

DT	АМ	TR	[G	X2	TL_	mag	СР		
7	6	5	4	3	2	1	0	_	
Config			10 _H						
Register nam	es		Address						

Field	Bits	Type	Description
DT	7	rw	Disable Temperature
			If 0 _B temperature measurement is enabled.
			If 1 _B temperature measurement is disabled. This means the Bx, By and Bz channels are measured. The Temp channel is disabled and contains the reset value until a new conversion with Temp is done.
AM	6	rw	X/Y Angular Measurement
			If 0 _B the Bz measurement is enabled.
			If 1_B and DT bit = 1_B : the Bz measurement is disabled. This means the Bx and By channel is measured. The channels Bz and Temp contain the reset values until a new conversion with Bz and Temp is done
			If 1_B and DT bit = 0_B : must not be used.
TRIG	5:4	rw	Trigger options
			If PR bit = 1_B (1-byte read protocol), the TRIG bits define the trigger mode of the device:
			If 00 _B no ADC trigger on read
			If 01 _B ADC trigger on read before first MSB.
			If 1x _B ADC trigger on read after register 05 _H .
			If PR bit = 0_B these bits have no effect.



Field	Bits	Туре	Description
X2	3	rw	Short range sensitivity
			When this bit is set, the sensitivity of the Bx, By, and Bz ADC- conversion is doubled by a longer ADC integration time. The Temp result will not change, neither in sensitivity nor conversion time. The X2 bit interacts with the X4 bit of register 14 _H . See <i>Table 3</i> .
TL_mag	2:1	rw	Magnetic temperature compensation
			There are two bits for setting the sensitivity over temperature of the sensor to compensate a magnet temperature coefficient. If $00_B \rightarrow TC_0$ (no compensation) If $01_B \rightarrow TC_1$ If $10_B \rightarrow TC_2$ If $11_B \rightarrow TC_3$
СР	0	rw	Wake Up and configuration parity
			The registers $07_{\rm H}$ through $10_{\rm H}$ (including $10_{\rm H}$) without the WA and the reserved bits are odd parity protected with this bit. On startup or reset, this parity is false and the <i>CF</i> bit in the status register $06_{\rm H}$ is cleared. Thus the <i>CP</i> bit has to be corrected once after startup or a reset.
			If this parity bit is incorrect during a write cycle, the Wake Up is disabled.

Back to TLI493D-W2BW Bitmap.

1.2.4 Advanced configuration register

The device provides an additional configuration register to enable the extra short range for an increased sensitivity.

Configuration register 2

Register name	Address	Reset Value
Config2	14 _H	00 _H

7				1	0	
		Reserved			X4	

Field	Bits	Туре	Description
Reserved	7:1	w	Factory settings
			Do not modify, only write reset value.
X4	0	w	Extra short range sensitivity
			The X4 bit can only be set to 1_B if the X2 bit has been set to 1_B before. Otherwise the write command will have no effect. The X4 bit can be cleared independently of the X2 bit.
			When this bit is set, the sensitivity of Bx, By and Bz is four times higher compared and to the full range sensitivity by a longer ADC integration time. The Temp result will not change, neither in sensitivity nor conversion time. See <i>Table 3</i>

Back to TLI493D-W2BW Bitmap.



Table 3	Range cont	Range configuration with the X2 and X4 bit							
X2 bit	X4 bit	Bx (110)	By (110)	Bz (110)	T (112)				
0 _B	0 _B	Bx full range	By full range	Bz full range	T full range				
0 _B	1 _B	Bx full range	By full range	Bz full range	T full range				
1 _B	0 _B	Bx short range	By short range	Bz short range	T full range				
1 _B	1 _B	Bx extra short- range	By extra short range	Bz extra short range	T full range				

1.2.5 Mode registers combined in the I²C parity flag "FF"

The I²C communication of the registers in this chapter is protected with the parity bit "FF", described in the Diag register with the address $06_{\rm H}$. See also *Figure 1* - parity bits and related registers.

Power mode, interrupt, address, parity

Register name	<u>}</u>		Address				Reset Value
MOD1			1:	L _H		(Product) (Product) (Product) (Product)	t Type A0) 80 _H t Type A1) 20 _H t Type A2) 40 _H t Type A3) E0 _H
7	6	5	4	3	2	1	0

FP	IICa	dr	PR	СА	INT	MODE			
Field	Bits	Туре	Description						
FP	7	rw	Fuse parity The registers 11H and 13H (bits 7:5) are odd parity protected within bit.						
			To exit this	state a sensor	reset is necess	ary.			
llCadr	6:5	rw	I²C address Bits can be set to 00 _B , 01 _B , 10 _B or 11 _B to define the slave address in bus configuration. See <i>Table 4</i> and data sheet.						
PR	4	rw	I ² C 1-byte or 2-byte read protocol If 0 _B this is the 2-byte read protocol: <start> <i<sup>2Cadr.> <reg.adr.> <data of="" reg.adr.=""> <data of="" reg.adr.+1=""> <stop> If 1_B this is the 1-byte read protocol: <start> <i<sup>2Cadr.> <data of="" reg.00<sub="">H> <data of="" reg.01<sub="">H> <stop> See I²C read commands</stop></data></data></i<sup></start></stop></data></data></reg.adr.></i<sup></start>						
CA	3	rw	Collision avoidance and clock stretching The CA bit interacts with the <i>INT</i> bit, see <i>Table 5</i> and <i>Collision</i> <i>avoidance and clock stretching</i> .						



Field	Bits	Туре	Description
INT	2	rw	Interrupt
			If 1 _B /INT disabled
			If 0 _B /INT enabled: After a completed measurement and ADC- conversion, an /INT pulse will be generated.
			Enabled <i>Wake Up mode</i> or <i>Collision avoidance</i> may suppress the /INT pulse.
			The INT bit interacts with the CA bit, see Table 5 .
MODE	1:0	rw	Power mode
			If 00 _B Low Power Mode:
			Cyclic measurements and ADC-conversions with a update rate, defined in the <i>PRD</i> registers. "No ADC trigger" must be used, see <i>Table 6</i> and <i>TRIG</i> .
			If 01 _B Master Controlled Mode (Power Down mode):
			Measurement triggering depends on the <i>PR</i> bit and is possible with I ² C sub address byte (see <i>Table 6</i>) or bits.
			If 10 _B is reserved and must not be used.
			If 11 _B Fast Mode:
			The measurements and ADC-conversions are running continuously. It is recommended to set INT = 0 _B and use a I ² C clock up to 1 MHz.

Back to TLI493D-W2BW Bitmap.

Table 4Device address overview

The addresses are selected to ensure a minimum Hamming distance of 4 between them.

Product Type	Default address ¹⁾ write	Default address ¹⁾ read	<i>IICadr</i> (bit-6)	<i>llCadr</i> (bit-5)	<i>ID</i> (bit-5)	<i>ID</i> (bit-4)
A0	6A _H	6B _H	0 _B	0 _B	0 _B	0 _B
A1	44 _H	45 _H	0 _B	1 _B	0 _B	1 _B
A2	F0 _H	F1 _H	1 _B	0 _B	1 _B	0 _B
A3	88 _H	89 _H	1 _B	1 _B	1 _B	1 _B

 Table 5
 /INT (interrupt), collision avoidance and clock stretching configuration

CA	INT	Configuration
0 _B	0 _B	/INT and collision avoidance enabled Clock stretching disabled
0 _B	1 _B	 /INT and collision avoidance disabled Clock stretching enabled This configuration must not be used: in fast mode with the "read" trigger-bits (7:5) = 010_B or 011_B (see <i>Table 6</i>) with the trigger option <i>TRIG</i> bit = 01_B.

¹ See data sheet ordering information



1 I²C Register

Table !	5	/INT (interrupt), collision avoidance and clock stretching configuration (continued)
CA	INT	Configuration
1 _B	0 _B	/INT enabled and collision avoidance disabled Clock stretching disabled
1 _B	1 _B	/INT and collision avoidance disabled Clock stretching disabled

Low Power Mode update rate

Register name		Address					Reset Value	
MOD2			13	13 _H (bits				
7		5	4				0	
	PRD	1			Reserved	l		
Field	Bits	Туре	Description					
PRD	7:5	rw	Update rate settingsIf 000_B typ. update frequency $f_{Update} \approx 770$ Hz.If 001_B typ. update frequency $f_{Update} \approx 97$ Hz.If 010_B typ. update frequency $f_{Update} \approx 24$ Hz.If 011_B typ. update frequency $f_{Update} \approx 12$ Hz.If 100_B typ. update frequency $f_{Update} \approx 6$ Hz.If 101_B typ. update frequency $f_{Update} \approx 3$ Hz.If 101_B typ. update frequency $f_{Update} \approx 3$ Hz.If 110_B typ. update frequency $f_{Update} \approx 0.4$ Hz.If 111_B typ. update frequency $f_{Update} \approx 0.05$ Hz.					
Reserved	4:0	rw	Factory settings Do not modify, read before write required.					

Back to TLI493D-W2BW Bitmap.

1.2.6 Diagnostic, reserved, status, and version registers

The device provides diagnostic and status information in register 06_H and version information in register 16_H .

Sensor diagnostic and status register

Register name	5			Reset Value			
Diag		06 _H 60 _F					60 _H
7	6	5	4	3	2	1	0
Р	FF	CF	Т	PD3	PD0	FR	RM



Field	Bits	Туре	Description
Р	7	r	Bus parity
			This bit adds up to an odd parity of the registers 00_H through 05_H (including 05_H), described in <i>Measurement data and registers combined in the I</i> ² <i>C parity bit "P"</i> .
			The parity bit is generated during the I ² C readout. The address byte, register byte and acknowledge bits are not included in the parity sum.
			If the parity calculated by the microcontroller after I ² C reads is incorrect, these values must be treated as invalid.
FF	6	r	Fuse parity flag
			Provides a flag from the internal fuse parity check of registers $11_{\rm H}$ to $15_{\rm H}$. This parity check includes the <i>FP</i> bit.
			If 1 _B parity is OK.
			If 0_B the parity is not correct. The sensor must be considered defective and must no longer be used. A sensor with an invalid fuse parity disconnects its SDA. It will automatically go to low-power mode and only uses the /INT signal to communicate the error (collision avoidance is enabled).
CF	5	r	Wake Up and configuration parity flag
			Provides a flag from the internal configuration and Wake Up parity check of registers $07_{\rm H}$ through $10_{\rm H}$ (including $10_{\rm H}$) without the WA and the reserved bits. This parity check includes the <i>CP</i> bit.
			If 1 _B parity is OK.
			If 0 _B parity is not OK, or after startup or after reset the <i>CP</i> bit is false to indicate a reset of all registers. Thus the <i>CP</i> bit has to be corrected once after startup or a reset.
Т	4	r	T bit
			If 1_B and device is configured to extra short range: data in registers 00_H till 05_H are valid measurement data.
			If 0_B and device is configured to full or short range: data in registers 00_H till 05_H are valid measurement data.
			Otherwise: data in registers $00_{\rm H}$ till $05_{\rm H}$ are invalid measurement data.
PD3	3	r	Power-down flag 3
			If 1_B ADC-conversion of Temp is completed and valid measurement data can be read out. Thus it must be 1_B at readout.
			If 0 _B ADC-conversion of Temp is running and read measurement data are invalid. Any readout with PD3 bit = 0 _B should be considered invalid.
			At startup, this is 0_B until one ADC conversion has been performed. The value then changes to 1_B .



Field	Bits	Туре	Description
PD0	2	r	Power-down flag 0
			If 1 _B the ADC conversion of Bx is completed and valid measurement data can be read out. Thus it must be 1 _B at readout.
			If 0 _B the ADC conversion of Bx is running and read measurement data are invalid. Any readout with PD0 bit = 0 _B should be considered invalid.
			At startup, this is 0_B until one ADC conversion has been performed. The value then changes to 1_B .
FRM	1:0	r	Frame counter
			Increments at every updated ADC-conversion, once a X/Y/Z/T or X/Y/Z or X/Y conversion is completed and the new measurement data have been stored in the registers 00_H till 05_H .
			The microcontroller shall check if bits change in consecutive conversion runs.

Back to TLI493D-W2BW Bitmap.

Reserved register

Register name			Address				Reset Value	
Reserved				12 _H		device specific		
7				1			0	
		I	Rese	erved	1	I I	I	
Field	Bits	Туре	Descrip	tion				
Reserved	7:0	rw	Factory	settings				
			Do not n	nodify, read b	pefore write re	equired.		

Back to TLI493D-W2BW Bitmap.

Reserved register

	 ··	_	_ ·					
		1		I	I	I		
			Rese	erved				
7				1	1		0	1
_							-	
Reserved				15 _H				00 _H
Register name	ė		1	Address			Rese	t Value

Field	Bits	Туре	Description
Reserved	7:0	w	Factory settings
			Do not modify, only write reset value.

Back to TLI493D-W2BW Bitmap.

Version register

Register name	Address	Reset Value
Ver	16 _H	C9 _H , D9 _H or E9 _H
Usermanual	15	V1.10



1 I²C Register

7	6	5	4	3			0
Rese	erved	T	 YPE 		H N	 	
Field	Bits	Туре	Description	า			
Reserved	7:6	r	Factory set	tings			
ТҮРЕ	5:4	r	Chip featur If 00 _B , 10 _B c	r e or 01 _B : device	with Wake Up f	eature.	
HWV	3:0	r	Hardware If 9 _H it is the	r evision e B21 design s	step.		

Back to TLI493D-W2BW Bitmap.



2 I²C Interface

2 I²C Interface

The TLI493D-W2BW uses Inter-Integrated Circuit (I²C) as the communication interface with the microcontroller.

The I²C interface has three main functions:

- Sensor configuration
- Transmit measurement data
- Interrupt handling

This sensor provides two I²C read protocols:

- 16-bit read frame (μC is driving data), so called **2-byte read command**.
- 8-bit read frame (µC is driving data), so called **1-byte read command**.

2.1 I²C protocol description

The TLI493D-W2BW provides one I^2C write protocol, based on 2 bytes and two I^2C read protocols. Default is the 2-byte read protocol. With the **PR** bit it can be selected, if the 1-byte read protocol or the 2-byte read protocol is used.

2.1.1 General description

- The interface conforms to the I²C fast mode specification (400kBit/sec max.), but can be driven faster according to the data sheet.
- The TLI493D-W2BW does not support "repeated starts". Each addressing requires a start condition.
- The interface can be accessed in any power mode.
- The data transmission order is Most Significant Bit (MSB) first, Least Significant Bit (LSB) last.
- A I²C communication is always initiated with a start condition and concluded with a stop condition by the master (microcontroller). During a start or stop condition the SCL line must stay "high" and the SDA line must change its state: SDA line falling = start condition and SDA line rising = stop condition.
- Bit transfer occur when the SCL line is "high".
- Each byte is followed by one ACK bit. The ACK bit is always generated by the recipient of each data byte.
 - If no error occurs during the data transfer, the ACK bit will be set to "low".
 - If an error occurs during the data transfer, the ACK bit will be set to "high".
 - If the communication is finished (before the Stop condition), the ACK bit must be set to "high".

2.1.2 I²C write command

Write I²C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- The register address identifies the register in the bitmap (according to *Figure 1*) with which the first data byte will be written.
- Data bytes are transmitted as long as the SCL line generates pulses. Each additional data byte increments the register address until the stop condition occurs.
- Bytes transmitted beyond the register address frame are ignored and the corresponding ACK bit is sent "high", indicating an error.

The I²C write communication frame consists of:

- The start condition.
- The sensor address, according to .
- Write command bit = "low" (read = "high").



2 I²C Interface

- Acknowledge ACK.
- Trigger bits, according to *Table 6*.
- The register address, according to *Figure 1*.
- Acknowledge ACK.
- Writing of one or several bytes to the sensor, each byte followed by an acknowledge ACK.
- The stop condition.





Trigger bits in the I²C protocol

The trigger bits are used in Power Down Mode. The Power Down Mode is used in the Master Controlled Mode, when no measurement is running. Thus the trigger bits are relevant for the Master Controlled Mode as well. For a more silent measurement environment it is recommended to separate the measurement and the communication as much as possible, by using the trigger bits = 001_B or trigger bits = 100_B and communicate between two measurements with reduced overlap of measurement and communication.

Read/Write command	Trigger- bit 7	Trigger- bit 6	Trigger- bit 5	Trigger command	
0 _B	0 _B	0 _B	0 _B	no ADC trigger	
0 _B	0 _B	0 _B	1 _B	ADC trigger after write frame is finished, <i>Figure 4</i>	
0 _B	0 _B	1 _B	0 _B	no ADC trigger	
0 _B	0 _B	1 _B	1 _B	ADC trigger after write frame is finished, <i>Figure 4</i>	
0 _B	1 _B	0 _B	0 _B	no ADC trigger	
0 _B	1 _B	0 _B	1 _B	ADC trigger after write frame is finished, <i>Figure 4</i>	
0 _B	1 _B	1 _B	0 _B	no ADC trigger	
0 _B	1 _B	1 _B	1 _B	must not be used	
1 _B	0 _B	0 _B	0 _B	no ADC trigger	
1 _B	0 _B	0 _B	1 _B	no ADC trigger	
1 _B	0 _B	1 _B	0 _B	ADC trigger before first MSB, <i>Figure 3</i>	
1 _B	0 _B	1 _B	1 _B	ADC trigger before first MSB, <i>Figure 3</i>	
1 _B	1 _B	0 _B	0 _B	ADC trigger after register 05 _H <i>Figure 5</i>	
1 _B	1 _B	0 _B	1 _B	ADC trigger after register 05 _H , <i>Figure 5</i>	
1 _B	1 _B	1 _B	0 _B	ADC trigger after register 05 _H , <i>Figure 5</i>	
1 _B	1 _B	1 _B	1 _B	must not be used	

Table 6I²C trigger bits



2 I²C Interface



Figure 5 ADC trigger after register 05_H, I²C trigger bits 100_B

Example I²C write communication

An example of a write communication is provided in *Figure 6*. In this example the sensor with the address 6A_H / 6B_H (see *Table 4*) should be configured for:

- Master Controlled Mode
- /INT disabled
- Clock stretching enabled
- No trigger of a measurement
- Other settings should be kept as is

Implementation:

• The microcontroller generates a start condition



2 I²C Interface

- Configuration changes can only be performed with a write command. The address for write operation of this sensor is 6A_H = 01101010_B
- If the sensor detects no error, the ACK = 0_B is transmitted back to the microcontroller
- No measurement is performed if the trigger bits = 000_B
- The register to change the required settings is 11_{H} according the bitmap *Figure 1* = 10001_B
- If the sensor detects no error, the ACK = 0_B is transmitted back to the microcontroller
- The parity bit "FP" is the odd parity of the registers 11_H and 13_H (bits 7:5), see FP register, thus it is not possible to quantify it in this example
- The sensor address should not be changed, i.e. the sensor address 6A_H / 6B_H should be kept. Thus the *IICadr* bits = 00_B, see *IICadr* registers
- The 2-byte protocol should be kept as is. Thus the **PR** bit = 0_B
- In order to enable clock stretching and disable /INT the CA bit must be set to 0_B and the INT bit must be set to 1_B (see Table 5)
- To use the Master Controlled Mode the MODE bits must be set to 01_B
- If the sensor detects no error the ACK = 0_B is transmitted back to the microcontroller
- The microcontroller generates the stop condition



Figure 6 Example I²C frame format 2-byte: Write data from microcontroller to sensor

2.1.3 I²C read commands

Read I²C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- Only available in the 2-byte read command: The register address identifies the register in the bitmap (according *Figure 1*) from which the first data byte will be read. In the 1-byte read command the read out starts always at the register address 00_H.
- As many data bytes will be transferred as long as pulses are generated by the SCL line. Each additional data byte increments the register address. Until the stop condition occurs.
- If bytes are read beyond the register address frame the sensor keeps the SDA = 1_B .
- If the microcontroller reads data and does not acknowledge the sensor data (ACK = 1_B) the sensor keeps the SDA = 1_B until the next stop condition.

2.1.3.1 2-byte read command

The I²C read communication frame consists of:

- The start condition
- The sensor address, according to *Table 4*
- Read command bit = "high" (write = "low")



2 I²C Interface

- Acknowledge ACK .
- Trigger bits, according to Table 6
- The register address, according to *Figure 1*
- Acknowledge ACK •
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK
- The stop condition



General I²C frame format 2-byte: Read data from sensor to microcontroller

2.1.3.2 1-byte read command

The 1-byte read mode can be entered, by configuring the **PR** bit with an write communication. For example with the write cycle:

- start condition
- 6A_H (sensor address) .
- 11_H (register address)
- XXX1 XXXX_B (**PR** bit = 1_B)
- stop condition

The I²C communication frame consists of:

- The start condition
- The sensor address, according to Table 4 ٠
- Read command bit = "high" (write = "low") •
- Acknowledge ACK
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK
- The stop condition



21



Example I²C 1-byte read communication

An example of a read communication is provided in *Figure 9*.



2 I²C Interface

In this example, the sensor with the address $F0_H / F1_H$ (see *Table 4*) should read out the measurement values, registers $00_H - 05_H$ and the diagnostic register 06_H :

Implementation:

- The microcontroller generates a start condition
- The address for read operation of this sensor is $F1_H = 11110001_B$. This address value must be transmitted by the microcontroller to the sensor
- If the sensor detects no error, the ACK = 0_B is transmitted back to the microcontroller
- The microcontroller must go on clocking the SCL line
- The sensor transmits 8 data bits of register 00_H to the microcontroller
- If the microcontroller detects no error the ACK = 0_B is transmitted back to the sensor
- The microcontroller must go on clocking the SCL line
- The sensor transmits 8 data bits of register 01_H to the microcontroller
- ...
- After transmitting the register 06_H the microcontroller transmits a NACK
- The microcontroller generates the stop condition



Figure 9 Example I²C frame format 1-byte: Read data from sensor to microcontroller

2.2 Collision avoidance and clock stretching

Using the configuration bits **CA** and **INT**, collision avoidance and clock stretching can be configured, see **Table 5**. The usage of the collision avoidance and clock stretching feature depends on the implemented application circuit which are described in the product datasheet. **Table 7** provides an overview.

····				
	Default application circuit	Alternative application circuit		
Description	/INT and SCL pin are shorted	/INT and SCL pin are separately connected		
Benefits	Only two communication pins	No dual use of I ² C clock line		
Collision avoidance	Recommended to enable if /INT signal is used to avoid collisions on the I ² C clock signal	Recommended to disable		
Clock stretching	Supported	Not supported		

 Table 7
 Default and alternative application circuit

2.2.1 Collision avoidance

If the collision avoidance feature is enabled, the sensor will not transmit an /INT pulse between an I²C start and stop condition. This allows to short the /INT pin with the SCL pin (default application circuit) without the risk that an /INT pulse disturbs an ongoing communication. An suppressed /INT pulse will not be repeated. An example without collision avoidance and clock stretching is shown in *Figure 10*. In this example:



2 I²C Interface

- The data read out starts while the ADC conversion is running
- The sensor interrupt disturbs the I²C clock, causing an additional SCL pulse which shifts the data read out by one bit



Figure 10 Example without collision avoidance CA bit $=1_B$ and INT bit $= 0_B$ (default application circuit)

The same example communication but with activated collision avoidance is shown in *Figure 11*. Now the /INT pulse is suppressed and the communication is not disturbed.



Figure 11 Example with collision avoidance CA bit $= 0_B$ and INT bit $= 0_B$

2.2.2 Clock stretching

If the clock stretching feature is enabled, the sensor can delay an I²C readout while an ADC conversion is ongoing to avoid the readout of inconsistent data. To use clock stretching it must be supported by the I²C master.

The sensor pulls down the I²C clock line in the following condition:

- /INT pin and SCL are shorted (default application circuit)
- An ADC conversion is in progress
- The sensor is addressed for register read (writes are never affected by clock stretching)
- The sensor is about to transmit the valid ACK in response to the I²C addressing of the microcontroller



2 I²C Interface



Figure 12 Example with clock stretching CA bit $=0_B$ and INT bit $= 1_B$ (default application circuit)

2.3 Sensor reset by I²C

If the microcontroller is reset, the communication with the sensor may be corrupted, possibly causing the sensor to enter an incorrect state. The sensor can be reset via the I²C interface by sending the following command sequence from the microcontroller to the sensor:

- Start condition
- Sending FF_H
- Stop condition
- Start condition
- Sending FF_H
- Stop condition
- Start condition
- Sending 00_H
- Stop condition
- Start condition
- Sending 00_H
- Stop condition
- 30 µs delay

After a reset, the sensor must be reconfigured to the desired settings. The reset sequence uses twice the identical data to assure a proper reset, even when an unexpected /INT pulse occurs.

Spikes can be interpreted as bus signals causing an action. For example when the collision avoidance feature is active and if the SDA line spikes together with SCL line this could be interpreted as start condition, blocking further /INT pulses until a stop condition appears on the bus. In such a case the sensor must be reset in order to initialize it. If the sensor does not respond after the reset, it must be considered defective.

Such spikes may occur as the sensor powers up. Because of this we recommend to using the reset sequence after each power up before configuring the sensor.

If the microcontroller resets during an ongoing I²C communication, the SDA line could get stuck low. This would block the I²C bus and is a well-known limitation of the I²C interface. To recover from this situation please use the reset sequence described in this chapter.



2 I²C Interface

2.4 Sensor Initialization and Readout example

To ensure that both the microcontroller and the sensor are synchronized and properly initialized, it is recommended to apply the I²C reset and upload the fuse register settings each time the microcontroller is reset, see *Figure 13*.





Microcontroller software flowchart for TLI493D-W2BW

2.5 Loss of V_{DD} impact on I²C bus

If the SDA or SCL line is pulled "low" and the sensor is disconnected from the V_{DD} supply line, the affected I²C line will most likely get a stuck in the Low state and will interfere with the communication on the bus.



2 I²C Interface



Figure 14 Example of I²C bus and a TLI493D-W2BW with disconnected V_{DD}

When V_{DD} is pulled to GND the SDA and SCL line will not disturb the bus.



3 Wake Up mode

3 Wake Up mode

The Wake Up mode (or short WU mode) is intended to be used together with the automated sensor modes (e.g. Low Power mode or Fast mode). In principle, it works with the Master Controlled mode as well, but it might not really be useful there because a controlled trigger usually implies the need to acquire a new measurement.

This WU mode can be used to allow the sensor to continue making magnetic field measurements while the μ C is in the power-down state, which means the microcontroller will only consume power and access the sensor if relevant measurement data is available. This can be done either by using static thresholds (for example for applications where only movements of magnets away from a default position are relevant) or by using dynamic thresholds (where any movement over a specific uncertainty limit should be detected once). The figure below illustrates these two cases.



Figure 15 Static or Dynamic Wake Up Threshold Operation of the TLI493D-W2BW

This dynamic WU mode operation offers another option which is particularly useful in Fast mode with limited I²C bus capabilities and/or low bit rates. In this case, the WU mode can act as a "data filter" to reduce the bus load by preventing sensor data from being read that does not change significantly. So due to an interrupt, the new WU levels are adapted to the actual value read (for each X, Y, Z channel individually). This provides low latencies for detecting changes but reduces interrupts caused by similar values. If the collision avoidance feature is also used, the readout may take even longer than one conversion time (but this readout speed adds to the overall signal latency as well). As the thresholds also need to be set, a complete data read and set of new WU thresholds is not even feasible with the fastest specified bit rate within one sensor sample time in Fast mode.

The next figure illustrates this more clearly:



3 Wake Up mode



Figure 16 Dynamic Wake Up Threshold Operation of the TLI493D-W2BW for Bandwidth Reduction

To sum this up, we can state that this dynamic WU mode operation together with the Fast mode set allows detecting and reading significant value changes with low latency, even if the bit rate of the I²C cannot be set fast enough to read the data for each set of sensor data generated.

3.1 Wake Up activation

The Wake Up function can be activated with the **WU** bit and by modifying at least one of the Wake Up threshold registers of address $07_{\rm H}$ to $0F_{\rm H}$, see **Configuration registers combined in the I²C parity flag "CF**". The Wake Up function is only supported if the device is configured to full or short range sensitivity.

Please note that the Wake Up registers cover bit 11 to bit 1. Bit 0 is not accessible, but internally set with 0_B to get a 12-bit value, for comparison with the 12-bit magnetic field value registers Bx, By and Bz.

3.2 Wake Up constraints

The Wake Up threshold range disabling /INT pulses between upper threshold and lower threshold is limited to a window of the half output range.

This window itself can be moved inside the full output range, as illustrated in *Figure 17*.

"Wake Up upper threshold" $_{D}$ > "Wake Up lower threshold" $_{D}$

Equation 1

"Wake Up upper threshold" $_{D}$ - "Wake Up lower threshold" $_{D}$ < 2048 $_{D}LSB_{12}$

Equation 2



3 Wake Up mode



3.3 Wake Up in combination with the angular mode

In angular mode, see **DT** and **AM** bit, the

- "Wake Up Y upper threshold" must be written to the registers 0C_H and 0F_H (5 ... 3)(ZH in *Figure 1*)
- "Wake Up Y lower threshold" must be written to the registers 0B_H and 0F_H (3 ... 1)(ZL in *Figure 1*)



4 Diagnostic

4 Diagnostic

The sensor TLI493D-W2BW provides diagnostic functions. These functions are running in the background, providing results, which can be checked by the microcontroller for the verification of the measurement results. To ensure the integrity of received data the following diagnostic functions are available.

4.1 Parity bits and parity flags

Parity bits:

- **FP** (mode parity bit)
- **CP** (Wake Up and configuration parity bit)
- **P** (bus parity bit)

Parity flags:

- **FF** (mode parity flag)
- **CF** (Wake up and configuration parity flag)

4.2 Power-down flags

During measurements and during ADC conversion, the sensor monitors if the supply voltage is correct and if the conversion is finished. This is indicated by the *PD3* and *PD0* registers.

4.3 Frame counter

The frame counter **FRM** register is incremented by one when a conversion is completed.



5 Terminology

5 Terminology

А	
ACK	Achknowledge
ADC	Analog/Digital Converter
adr	address
E	
EMC	Electromagnetic Compatibility
G	
GND	Ground
I	
ID	IDentification
I ² C (I2C)	Inter - Integrated Circuit
/INT	Interrupt pin, Interrupt signal
L	
LSB	Least Significant Bits
Μ	
Magnetic field	Magnetic flux density that the sensor measures
min	minimum
MSB	Most Significant Bit
max	maximum
Р	
PCB	Printed Circuit Boards
R	
reg	register
S	
SCL	Clock pin
SDA	Data pin
Sensor	Refers to the TLI493D-W2BW product
Sensor module	Refers to the TLI493D-W2BW product and all the passive elements in the customer's module
Supply	Refers to the sensor supply pins V_{DD} and GND (the unused pins are assumed to be connected to GND as well)
V	
V _{DD}	Supply voltage
μ	
μC	Microcontoller



6 Revision history

6 Revision history

Revision	Date	Changes
Ver. 1.00	2020-07-28	Initial release
Ver. 1.10	2020-11-02	Updated Configuration register Updated Wake Up enable and X thresholds LSBs Updated Sensor diagnostic and status register Updated Wake Up activation

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-11-02 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-oaa1583397543587

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.