

# LMK01000 Family LMK01000 Family 1.6 GHz High Performance Clock Buffer, Divider, and Distributor

Check for Samples: LMK01000

# **FEATURES**

- 30 fs additive jitter (100 Hz to 20 MHz)
- **Dual clock inputs**
- Programmable output channels (0 to 1600 MHz)
- **External synchronization**
- Pin compatible family of clocking devices

# TARGET APPLICATIONS

- **High performance Clock Distribution**
- Wireless Infrastructure
- **Medical Imaging**
- Wired Communications
- Test and Measurement
- Military / Aerospace

### DESCRIPTION

The LMK01000 family provides an easy way to divide and distribute high performance clock signals throughout the system. These devices provide best-in-class noise performance and are designed to be pin-to-pin and footprint compatible with LMK03000/LMK02000 family of precision clock conditioners.

The LMK01000 family features two programmable clock inputs (CLKin0 and CLKin1) that allow the user to dynamically switch between different clock domains.

Each device features 8 clock outputs with independently programmable dividers and delay adjustments. The outputs of the device can be easily synchronized by an external pin (SYNC\*).

- 3.15 to 3.45 V operation ٠
- Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm)

Device	LVDS Outputs	LVPECL Outputs
LMK01000	3	5
LMK01010	8	0
LMK01020	0	8



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com

### System Diagram



## **Functional Block Diagram**







#### **Connection Diagram**



#### Figure 1. 48-Pin LLP Package

#### **Pin Functions**

#### **Pin Descriptions**

Pin #	Pin Name	I/O	Description
1, 25	GND	-	Ground
2, 7, 9,10, 32	NC	-	No Connect. Pin is not connected to the die.
3, 8, 13, 16, 19, 22, 26, 30, 31, 33, 37, 40, 43, 46	Vcc1, Vcc2, Vcc3, Vcc4, Vcc5, Vcc6, Vcc7, Vcc8, Vcc9, Vcc10, Vcc11, Vcc12, Vcc13, Vcc14	-	Power Supply
4	CLKuWire	I	MICROWIRE Clock Input
5	DATAuWire	I	MICROWIRE Data Input
6	LEuWire	Ι	MICROWIRE Latch Enable Input
11	GOE	Ι	Global Output Enable
12	Test	0	This is an output pin used strictly for test purposes and should be not connected for normal operation. However, any load of an impedance of more than 1 $k\Omega$ is acceptable.
14, 15	CLKout0, CLKout0*	0	Clock Output 0
17, 18	CLKout1, CLKout1*	0	Clock Output 1
20, 21	CLKout2, CLKout2*	0	Clock Output 2
23, 24	CLKout3, CLKout3*	0	Clock Output 3
27	SYNC*	Ι	Global Clock Output Synchronization

XAS

#### www.ti.com

#### **Pin Descriptions (continued)**

Pin #	Pin Name	I/O	Description
28, 29	CLKin0,CLKin0*	I	CLKin 0 Input; Must be AC coupled
34, 35	CLKin1, CLKin1*	I	CLKin 1 Input; Must be AC coupled
36	Bias	I	Bias Bypass
38, 39	CLKout4, CLKout4*	0	Clock Output 4
41, 42	CLKout5, CLKout5*	0	Clock Output 5
44, 45	CLKout6, CLKout6*	0	Clock Output 6
47, 48	CLKout7, CLKout7*	0	Clock Output 7
DAP	DAP	-	Die Attach Pad should be connected to ground.

The LMK01000 family is footprint compatible with the LMK03000/02000 family of devices. All CLKout pins are pin-to-pin compatible, and CLKin0 and CLKin1 are equivalent to OSCin and Fin, respectively.

#### **Device Configuration Information**

Output	LMK01000	LMK01010	LMK01020
CLKout0	LVDS	LVDS	LVPECL
CLKout1	LVDS	LVDS	LVPECL
CLKout2	LVDS	LVDS	LVPECL
CLKout3	LVPECL	LVDS	LVPECL
CLKout4	LVPECL	LVDS	LVPECL
CLKout5	LVPECL	LVDS	LVPECL
CLKout6	LVPECL	LVDS	LVPECL
CLKout7	LVPECL	LVDS	LVPECL



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings <sup>(1) (2)</sup>

Parameter	Symbol	Ratings	Units
Power Supply Voltage	V <sub>CC</sub>	-0.3 to 3.6	V
Input Voltage	V <sub>IN</sub>	-0.3 to (V <sub>CC</sub> + 0.3)	V
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Lead Temperature (solder 4 s)	TL	+260	°C
Junction Temperature	TJ	125	°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) This device is a high performance integrated circuit with ESD handling precautions. Handling of this device should only be done at ESD protected work stations. The device is rated to a HBM-ESD of > 2 kV, a MM-ESD of > 200 V, and a CDM-ESD of > 1.2 kV.

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Units
Ambient Temperature	T <sub>A</sub>	-40	25	85	°C
Power Supply Voltage	V <sub>CC</sub>	3.15	3.3	3.45	V



## Package Thermal Resistance

Package	θ <sub>JA</sub>	$ heta_{J-PAD}$ (Thermal Pad)
48-Lead LLP <sup>(1)</sup>	27.4° C/W	5.8° C/W

(1) Specification assumes 16 thermal vias connect the die attach pad to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the LLP. It is recommended that the maximum number of vias be used in the board layout.



### Electrical Characteristics <sup>(1)</sup>

 $(3.15 \text{ V} \le \text{Vcc} \le 3.45 \text{ V}, -40 \text{ °C} \le T_A \le 85 \text{ °C}$ , Differential Inputs/Outputs; except as specified. Typical values represent most likely parametric norms at Vcc = 3.3 V,  $T_A = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed).

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Units							
	Current Consump	tion												
		All outputs	LMK01000		271									
		enabled, no divide or delay	LMK01010		160									
	Power Supply Current	(CLKoutX_MUX = Bypassed)	LMK01020		338									
Icc			LVDS		17.8		mA							
		Per channel, no divide or delay (CLKoutX_MUX = Bypassed)	LVPECL (Includes Emitter Resistors)		40									
I <sub>CC</sub> PD	Power Down Current	POWERDOWN =	1		1									
CLKin0, CLKin0*, CLKin1, CLKin1*														
f <sub>CLKin</sub>	CLKin Frequency Range			1		1600	MHz							
SLEW <sub>CLKin</sub>	CLKin Frequency Input Slew Rate			(3)(4) 0.5			V/ns							
	CLIVia Fraguency Input Duty Cycle	f <sub>CLKin</sub> ≤ 800 MHz		30		70	0/							
DOTTCLKin	CERIT Frequency input Duty Cycle	$f_{CLKin}$ > 800 MHz		40		60	70							
P <sub>CLKin</sub>	Input Power Range for CLKin or CLKin*	AC coupled		-13		5	dBm							
	Clock Distribution Section	onDelays												
Delay	Mavimum Allawable Delay(4)	f <sub>CLKoutX</sub> ≤ 1 GHz (Delay is limited to programmable value	maximum ue)			2250	20							
Delay <sub>CLKout</sub>		f <sub>CLKoutX</sub> > 1 GHz (Delay is limited to period)	1/2 of a			0.5/f CLKou tX	ps							
	Clock Distribution Section	on - Divides				1								
	Allowed by the second (Alexa that 4 is the each)	f <sub>CLKinX</sub> ≤ 1300 MH:	Z	1		510								
Divide <sub>CLKoutX</sub>	Allowable divide range. (Note that 1 is the only allowable odd divide value)	1300 MHz < f <sub>CLKin</sub> MHz	<sub>X</sub> ≤ 1600	1		2	n/a							
	Clock Distribution Section - LV	DS Clock Outputs												
		R <sub>L</sub> = 100 Ω	f <sub>CLKoutX</sub> = 200 MHz		80									
Jitter <sub>ADD</sub>	Additive RMS Jitter <sup>(5)</sup>	Bandwidth = 100 Hz to 20	f <sub>CLKoutX</sub> = 800 MHz		30		fs							
		Vboost = 1	f <sub>CLKoutX</sub> = 1600 MHz		25									
			f <sub>CLKoutX</sub> = 200 MHz		-156									
Noise Floor	Divider Noise Floor <sup>(5)</sup>	$R_L = 100 \Omega$ Vboost = 1	f <sub>CLKoutX</sub> = 800 MHz		-153		dBc/Hz							
			f <sub>CLKoutX</sub> = 1600 MHz		-148									

(1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(2) See section 3.2 for more current consumption / power dissipation calculation information.

(3) For all frequencies the slew rate, SLEW<sub>CLKin1</sub>, is measured between 20% and 80%.

- (4) Specification is guaranteed by characterization and is not tested in production.
- (5) The noise floor of the divider is measured as the far out phase noise of the divider. Typically this offset is 40 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations. If the delay is used, then use section 1.3.



# Electrical Characteristics <sup>(1)</sup> (continued)

 $(3.15 \text{ V} \le \text{Vcc} \le 3.45 \text{ V}, -40 \text{ }^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85 \text{ }^{\circ}\text{C}$ , Differential Inputs/Outputs; except as specified. Typical values represent most likely parametric norms at Vcc = 3.3 V, T<sub>A</sub> = 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed).

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Units			
t <sub>SKEW</sub>	CLKoutX to CLKoutY <sup>(4)</sup>	Equal loading and clock configuration $R_L = 100 \Omega$	identical	-30	±4	30	ps			
	Differential Output Veltage	(6)	Vboost=0	250	350	450	m\/			
VOD	Differential Output Voltage	(-)	Vboost=1		390		mv			
$\Delta V_{OD}$	Change in magnitude of $V_{OD}$ for complementary output states	$R_L = 100 \ \Omega$		-50		50	mV			
V <sub>OS</sub>	Output Offset Voltage	$R_L = 100 \ \Omega$		1.07 0	1.25	1.37 0	V			
ΔV <sub>OS</sub>	Change in magnitude of V <sub>OS</sub> for complementary output states	R <sub>L</sub> = 100 Ω		-35		35	mV			
I <sub>SA</sub> I <sub>SB</sub>	Clock Output Short Circuit Current single ended	Single ended outp to GND	uts shorted	-24		24	mA			
I <sub>SAB</sub>	Clock Output Short Circuit Current differential	Complementary of together	utputs tied	-12		12	mA			
	Clock Distribution Section - LVF	ECL Clock Output	S							
		R <sub>L</sub> = 100 Ω	f <sub>CLKoutX</sub> = 200 MHz		65					
Jitter <sub>ADD</sub>	Additive RMS Jitter <sup>(5)</sup>	Bandwidth = 100 Hz to 20	f <sub>CLKoutX</sub> = 800 MHz		25		fs			
		Vboost = 1	f <sub>CLKoutX</sub> = 1600 MHz		25					
			f <sub>CLKoutX</sub> = 200 MHz		-158					
Noise Floor	Divider Noise Floor <sup>(7)</sup>	$R_L = 100 \Omega$ Vboost = 1	f <sub>CLKoutX</sub> = 800 MHz		-154		dBc/Hz			
			f <sub>CLKoutX</sub> = 1600 MHz		-148		-			
tskew	CLKoutX to CLKoutY <sup>(8)</sup>	Equal loading and clock configuration Termination = 50 9 V	identical Ω Ω to Vcc - 2	-30	±3	30	ps			
V <sub>OH</sub>	Output High Voltage	Termination = 50	Ω to Vcc - 2		Vcc - 0.98		V			
V <sub>OL</sub>	Output Low Voltage	V			Vcc - 1.8		V			
V <sub>OD</sub>	Differential Output Voltage	(9)	Vboost = 0 Vboost = 1	660	810 865	965	mV			
	Digital LVTTL Interfa	aces <sup>(10)</sup>	100001 - 1		000					
VIH	High-Level Input Voltage			2.0		Vcc	V			
VII	Low-Level Input Voltage					0.8	V			
	High-Level Input Current	V <sub>IH</sub> = Vcc		-5.0		5.0	μA			
 Iu	Low-Level Input Current	$V_{II} = 0$		-40.0		5.0	μA			
V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> = +500 μA		Vcc - 0.4			V			
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = -500 μA				0.4	V			

(6) See characterization plots to see how this parameter varies over frequency.

The noise floor of the divider is measured as the far out phase noise of the divider. Typically this offset is 40 MHz, but for lower (7) frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations. If the delay is used, then use section 1.3.

Specification is guaranteed by characterization and is not tested in production. (8)

(9) See characterization plots to see how this parameter varies over frequency.

(10) Applies to GOE, LD, and SYNC\*.

Copyright © 2008–2009, Texas Instruments Incorporated



# Electrical Characteristics <sup>(1)</sup> (continued)

 $(3.15 \text{ V} \le \text{Vcc} \le 3.45 \text{ V}, -40 \text{ °C} \le \text{T}_{\text{A}} \le 85 \text{ °C}$ , Differential Inputs/Outputs; except as specified. Typical values represent most likely parametric norms at Vcc = 3.3 V,  $\text{T}_{\text{A}} = 25 \text{ °C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed).

Symbol	Parameter	Conditions	Min	Тур	Max	Units						
Digital MICROWIRE Interfaces (11)												
V <sub>IH</sub>	High-Level Input Voltage		1.6		Vcc	V						
V <sub>IL</sub>	Low-Level Input Voltage				0.4	V						
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = Vcc	-5.0		5.0	μA						
IIL	Low-Level Input Current	$V_{IL} = 0$	-5.0		5.0	μA						
MICROWIRE Timing												
t <sub>CS</sub>	Data to Clock Set Up Time	See Data Input Timing	25			ns						
t <sub>CH</sub>	Data to Clock Hold Time	See Data Input Timing	8			ns						
t <sub>CWH</sub>	Clock Pulse Width High	See Data Input Timing	25			ns						
t <sub>CWL</sub>	Clock Pulse Width Low	See Data Input Timing	25			ns						
t <sub>ES</sub>	Clock to Enable Set Up Time	See Data Input Timing	25			ns						
t <sub>CES</sub>	Enable to Clock Set Up Time	See Data Input Timing	25			ns						
t <sub>EWH</sub>	Enable Pulse Width High	See Data Input Timing	25			ns						

(11) Applies to CLKuWire, DATAuWire, and LEuWire.

#### Serial Data Timing Diagram



Data bits set on the DATAuWire signal are clocked into a shift register, MSB first, on each rising edge of the CLKuWire signal. On the rising edge of the LEuWire signal, the data is sent from the shift register to the addressed register determined by the LSB bits. After the programming is complete the CLKuWire, DATAuWire, and LEuWire signals should be returned to a low state. The slew rate of CLKuWire, DatauWire, and LEuWire should be at least 30 V/µs.



#### www.ti.com

#### **Functional Description**

The LMK01000 family includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer in each channel. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to up to eight system components.

This family of devices comes in a 48-pin LLP package that is pin-to-pin and footprint compatible with other LMK02000/LMK03000 family of clocking devices.

#### **BIAS PIN**

To properly use the device, bypass Bias (pin 36) with a low leakage 1 µF capacitor connected to Vcc. This is important for low noise performance.

#### CLKin0/CLKin0\* and CLKin1/CLKin1 INPUT PORTS

The device can be driven either by the CLKin0/CLKin0\* or the CLKin1/CLKin1\* pins. The choice of which one to use is software selectable. These input ports must be AC coupled. To drive these inputs in a single ended fashion, AC ground the complementary input.

When choosing AC coupling capacitors for clock signals 0.1 µF is a good starting point, but lower frequencies may require higher value capacitors while higher frequencies may use lower value capacitors.

#### **CLKout DELAYS**

Each individual clock output includes a delay adjustment. Clock output delay registers (CLKoutX\_DLY) support a 150 ps step size and range from 0 to 2250 ps of total delay. When the delay is enabled it adds to the output noise floor; the total additive noise is 10(log( 10^(Output Noise Floor/10) + 10^(Delay Noise Floor/10) ). Refer to the Typical Performance Characteristics plots for the Delay Noise Floor information.

#### LVDS/LVPECL OUTPUTS

Each LVDS or LVPECL output may be disabled individually by programming the CLKoutX\_EN bits. All the outputs may be disabled simultaneously by pulling the GOE pin low or programming EN\_CLKout\_Global to 0.

#### GLOBAL CLOCK OUTPUT SYNCHRONIZATION

The SYNC\* pin synchronizes the clock outputs. When the SYNC\* pin is held in a logic low state, the divided outputs are also held in a logic low state. When the SYNC\* pin goes high, the divided clock outputs are activated and will transition to a high state simultaneously. Clocks in the Bypassed state are not affected by SYNC\* and are always synchronized with the divided outputs.

The SYNC\* pin must be held low for greater than one clock cycle of the Frequency Input port, also known as the distribution path. Once this low event has been registered, the outputs will not reflect the low state for four more cycles. When the SYNC\* pin becomes high, the outputs will not simultaneously transition high until four more distribution path clock cycles have passed. See the SYNC\* timing diagram for further detail. In the timing diagram below the clocks are programmed as CLKout0\_MUX = Bypassed, CLKout1\_MUX = Divided, CLKout1\_DIV = 2, CLKout2\_MUX = Divided, and CLKout2\_DIV = 4.

#### Distribution SYNC\* CLKout0 CLKout1 CLKout2 CLKOUT2

#### SYNC\* Timing Diagram

Copyright © 2008–2009, Texas Instruments Incorporated



www.ti.com

The SYNC\* pin provides an internal pull-up resistor as shown on the functional block diagram. If the SYNC\* pin is not terminated externally the clock outputs will operate normally. If the SYNC\* function is not used, clock output synchronization is not guaranteed.

#### CONNECTION TO LVDS OUTPUTS

LMK01000 and LMK01010 LVDS outputs can be connected in AC or DC coupling configurations; however, in DC coupling configuration, proper conditions must be presented by the LVDS receiver. To ensure such conditions, we recommend the usage of LVDS receivers without fail-safe or internal input bias such as National Semiconductor's DS90LV110T. The LMK01000 family LVDS drivers provide the adequate DC bias for the LVDS receiver. We recommend AC coupling when using LVDS receivers with fail-safe or internal input bias.

### CLKout OUTPUT STATES

Each clock output may be individually enabled with the CLKoutX\_EN bits. Each individual output enable control bit is gated with the Global Output Enable input pin (GOE) and the Global Output Enable bit (EN\_CLKout\_Global).

All clock outputs can be disabled simultaneously if the GOE pin is pulled low by an external signal or EN\_CLKout\_Global is set to 0.

CLKoutX _EN bit	EN_CLKout _Global bit	GOE pin	Clock X Output State
1	1	Low	Low
Don't care	0	Don't care	Off
0	Don't care	Don't care	Off
1	1	High / No Connect	Enabled

When an LVDS output is in the Off state, the outputs are at a voltage of approximately 1.5 volts. When an LVPECL output is in the Off state, the outputs are at a voltage of approximately 1 volt.

#### GLOBAL OUTPUT ENABLE

The GOE pin provides an internal pull-up resistor. If it is not terminated externally, the clock output states are determined by the Clock Output Enable bits (CLKoutX\_EN) and the EN\_CLKout\_Global bit.

#### POWER-ON-RESET

When supply voltage to the device increases monotonically from ground to Vcc, the power-on-reset circuit sets all registers to their default values, which are specified in the General Programming Information section. Voltage should be applied to all Vcc pins simultaneously.

#### General Programming Information

The LMK01000 family device is programmed using several 32-bit registers. The registers consist of a data field and an address field. The last 4 register bits, ADDR[3:0] form the address field. The remaining 28 bits form the data field DATA[27:0].

During programming, LEuWire is low and serial data is clocked in on the rising edge of clock (MSB first). When LEuWire goes high, data is transferred to the register bank selected by the address field. Only registers R0 to R7 and R14 need to be programmed for proper device operation.

It is required to program register R14.

#### RECOMMENDED PROGRAMMING SEQUENCE

The recommended programming sequence involves programming R0 with the reset bit set (RESET = 1) to ensure the device is in a default state. It is not necessary to program R0 again, but if R0 is programmed again, the reset bit is programmed clear (RESET = 0). An example programming sequence is shown below.

- Program R0 with the reset bit set (RESET = 1). This ensures the device is in a default state. When the reset bit is set in R0, the other R0 bits are ignored.
  - If R0 is programmed again, the reset bit is programmed clear (RESET = 0).



- SNAS437G-FEBRUARY 2008-REVISED OCTOBER 2009
- Program R0 to R7 as necessary with desired clocks with appropriate enable, mux, divider, and delay settings.
  - Program R14 with global clock output bit, power down setting.
  - R14 must be programmed in accordance with the register map as shown in the register map (See Section 2.2).

R g te	le is er	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
														I	Data	[27:0]				I										A3	A2	A1	A0		
F	20	RE SE T	0	0	0	0	0	0	0	0	0	0	0	0	CLKout0 CL Ko CLKout0_DIV CLKout0_DIV   _MUX ut0 [7:0] [3:0]   _I1:0] _E N [7:0] [3:0]				CLKout0_DIV [7:0]				t0_DL :0]	Y	0	0	0	0							
F	1	0	0	0	0	0	0	0	0	0	0	0	0	0	CL CL   MUX Ko CLKout1_DIV CLKout1_I   [1:0] _E [7:0] [3:0]				CLKout1_DIV [7:0]					t1_DL :0]	Y	0	0	0	1						
F	2	0	0	0	0	0	0	0	0	0	0	0	0	0	CLKout2 CL Ko ut2 CLKout2_DIV CLKout2_DIV   _MUX ut2 [7:0] [3:0]					CLKout2_DIV [7:0]					Y	0	0	1	0						
R	83	0	0	0	0	0	0	0	0	0	0	0	0	0	CLK _N [1	CL CL   CLKout3 Ko CLKout3   _MUX ut3 CLKout3   [1:0] _E [7:0]   N N N			CL CL   CLKout3 Ko CLKout3_DIV CLKout3_   _MUX ut3 CLKout3_DIV CLKout3_   [1:0] _E [7:0] [3:0]   N N			CLKout3_DIV [7:0]				CLKout3_DIV [7:0]				t3_DL :0]	Y	0	0	1	1
F	4	0	0	0	0	0	0	0	0	0	0	0	0	0	CLK _N [1	CL CL   CLKout4 Ko CLKout4_DIV CLKout4_DL   MUX ut4 CLKout4_DIV CLKout4_DL   [1:0] _E [7:0] [3:0]				CLKout4_DIV [7:0]				Y	0	1	0	0							
F	25	0	0	0	0	0	0	0	0	0	0	0	0	0	CLM _N [1	CL CL   CLKout5 Ko   _MUX ut5   [1:0] _E   N [7:0]				t5_DL :0]	Y	0	1	0	1										
F	86	0	0	0	0	0	0	0	0	0	0	0	0	0	CLM _N [1	CL Ko CLKout6_DIV CLKout6_DIV   _MUX ut6 [7:0] [3:0]   [1:0] _R [7:0] [3:0]			t6_DL :0]	Y	0	1	1	0											
F	27	0	0	0	0	0	0	0	0	0	0	0	0	0	CLM _N [1	Kout7 IUX I:0]	CL Ko ut7 _E N			C	LKou [7	it7_DI :0]	V			С	LKou [3	t7_DL :0]	Y	0	1	1	1		
F	89	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	Vb o ost	0	0	1	0	1	0	1	0	0	0	0	0	1	0	0	1		
R	81 4	0	1	CL Kin _S EL EC T	0	EN _C LK out _G lob al	PO ER DO W N	W O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0		

#### Table 1. Register Map

#### **REGISTER R0 to R7**

Registers R0 through R7 control the eight clock outputs. Register R0 controls CLKout0, Register R1 controls CLKout1, and so on. There is one additional bit in register R0 called RESET. Aside from this, the functions of these bits are identical. The X in CLKoutX\_MUX, CLKoutX\_DIV, CLKoutX\_DLY, and CLKoutX\_EN denote the actual clock output which may be from 0 to 7.

Bit Name	Default Bit Value	Bit State	Bit Description	Register	Bit Location
RESET	0	No reset, normal operation	Reset to power on defaults	R0	31

Table 2. Default Register	Settings after Power-on-Reset	(continued)	
·		(	

Bit Name	Default Bit Value	Bit State	Bit Description	Register	Bit Location
CLKoutX_MUX	0	Bypassed	CLKoutX mux mode		18:17
CLKoutX_EN	0	Disabled	CLKoutX enable	DO to D7	16
CLKoutX_DIV	1	Divide by 2	CLKoutX clock divide		15:8
CLKoutX_DLY	0	0 ps	CLKoutX clock delay		7:4
CLKin_SELECT	0	CLKin1	Select CLKin0 or CLKin1		29
EN_CLKout_Global	1	Normal - CLKouts normal	Global clock output enable	R14	27
POWERDOWN	0	Normal - Device active	Device power down		26

#### Reset Bit -- R0 only

This bit is only in register R0. The use of this bit is optional and it should be set to '0' if not used. Setting this bit to a '1' forces all registers to their power-on-reset condition and therefore automatically clears this bit. If this bit is set, all other R0 bits are ignored and R0 needs to be programmed again if used with its proper values and RESET = 0.

### CLKoutX\_MUX[1:0] -- Clock Output Multiplexers

These bits control the Clock Output Multiplexer for each clock output. Changing between the different modes changes the blocks in the signal path and therefore incurs a delay relative to the Bypassed mode. The different MUX modes and associated delays are listed below.

CLKoutX_MUX[1:0]	Mode	Added Delay Relative to Bypassed Mode
0	Bypassed (default)	0 ps
1	Divided	100 ps
2	Delayed	400 ps (In addition to the programmed delay)
3	Divided and Delayed	500 ps (In addition to the programmed delay)

### CLKoutX\_DIV[7:0] -- Clock Output Dividers

These bits control the clock output divider value. In order for these dividers to be active, the respective CLKoutX\_MUX (See Section 2.3.2) bit must be set to either "Divided" or "Divided and Delayed" mode. After all the dividers are programed, the SYNC\* pin must be used to ensure that all edges of the clock outputs are aligned (See Section 1.5). By adding the divider block to the output path a fixed delay of approximately 100 ps is incurred.

The actual Clock Output Divide value is twice the binary value programmed as listed in the table below.

			CLKoutX	_DIV[7:0]				Clock Output Divider value
0	0	0	0	0	0	0	0	Invalid
0	0	0	0	0	0	0	1	2 (default)
0	0	0	0	0	0	1	0	4
0	0	0	0	0	0	1	1	6
0	0	0	0	0	1	0	0	8
0	0	0	0	0	1	0	1	10
1	1	1	1	1	1	1	1	510



#### CLKoutX\_DLY[3:0] -- Clock Output Delays

These bits control the delay stages for each clock output. In order for these delays to be active, the respective CLKoutX\_MUX (See Section 2.3.2) bit must be set to either "Delayed" or "Divided and Delayed" mode. By adding the delay block to the output path a fixed delay of approximately 400 ps is incurred in addition to the delay shown in the table below.

CLKoutX_DLY[3:0]	Delay (ps)
0	0 (default)
1	150
2	300
3	450
4	600
5	750
6	900
7	1050
8	1200
9	1350
10	1500
11	1650
12	1800
13	1950
14	2100
15	2250

#### CLKoutX\_EN bit -- Clock Output Enables

These bits control whether an individual clock output is enabled or not. If the EN\_CLKout\_Global bit is set to zero or if GOE pin is held low, all CLKoutX\_EN bit states will be ignored and all clock outputs will be disabled.

CLKoutX_EN bit	Conditions	CLKoutX State
0	EN_CLKout_Global bit = 1	Disabled (default)
1	GOE pin = High / No Connect 1	Enabled

#### **REGISTER R9**

R9 only needs to be programmed if Vboost is set to 1. Program all other bits in R9 as indicated in register map (See Section 2.2)

#### Vboost - Voltage Boost Bit

Enabling this bit sets all clock outputs in voltage boost mode which increases the voltage at these outputs. This can improve the noise floor performance of the output, but also increases current consumption, and can cause the outputs to be too high to meet the LVPECL/LVDS specifications.

Vboost bit	f <sub>CLKoutX</sub> < 1300 MHz	1300 MHz ≤ f <sub>CLKoutX</sub> < 1500 MHz	1500 MHz $\leq f_{CLKoutX} \leq 1600$ MHz
0	Recommended to hit voltage level specifications for LVPECL/LVDS	Insufficient voltage level for LVDS/ current	LVPECL specifications, but saves
1	Voltage May overdrive LVPECL/LVDS specifications, but noise floor is about 2-4 dB better and current consumption is increased	Voltage is sufficient for LVDS/LEVPECL specifications. Current consumption is increased, but noise floor is about the same.	Insufficient voltage for LVDS/LVPECL specifications, but still higher than when Vboost=0. Increased current consumption.

# LMK01000

SNAS437G-FEBRUARY 2008-REVISED OCTOBER 2009



# **REGISTER R14**

The LMK01000 family requires register R14 to be programmed as shown in the register map (See Section 2.2).

# POWERDOWN Bit -- Device Power Down

This bit can power down the device. Enabling this bit powers down the entire device and all blocks, regardless of the state of any of the other bits or pins.

POWERDOWN bit	Mode
0	Normal Operation (default)
1	Entire Device Powered Down

# EN\_CLKout\_Global Bit -- Global Clock Output Enable

This bit overrides the individual CLKoutX\_EN bits. When thisbit is set to 0, all clock outputs are disabled, regardless of thestate of any of the other bits or pins.

EN_CLKout_Global bit	Clock Outputs
0	All Off
1	Normal Operation (default)

# CLKin\_SELECT Bit -- Device CLKin Select

This bit determines which CLKin pin is used.

CLKin bit	Mode
0	CLKin1 (default)
1	CLKin0

# **Application Information**

# SYSTEM LEVEL DIAGRAM

The following shows a typical application for a LMK01000 family device. In this setup the clock may be divided, skewed, and redistributed.





SNAS437G - FEBRUARY 2008 - REVISED OCTOBER 2009

### CURRENT CONSUMPTION / POWER DISSIPATION CALCULATIONS (Vcc = 3.3 V, T<sub>A</sub> = $25^{\circ} \text{ C}$ )

Block	Condition		Current Consumption at 3.3 V (mA)	Power Dissipated in device (mW)	Power Dissipated in LVPECL emitter resistors (mW)
Core Current	All outputs disabled. Includes input b	uffer currents.	19	62.7	-
Low clock buffer (internal)	The low clock buffer is enabled anytin CLKout3 are enabled	me one of CLKout0 through	9	29.7	-
High clock buffer (internal)	The high clock buffer is enabled anyt through CLKout7 are enabled	ime one of the CLKout4	9	29.7	-
	LVDS output, Bypassed mode		17.8	58.7	-
	LVPECL output, Bypassed mode (includes 120 $\Omega$ emitter resistors)		40	72	60
Output buffers	LVPECL output, disabled mode (includes 120 $\Omega$ emitter resistors)		17.4	38.3	19.1
	LVPECL output, disabled mode. No emitter resistors placed; open out	puts	0	0	-
Vboost	Additional current per channel due	LVPECL Output	0.5	1.65	-
	to setting Vboost from 0 to 1.	LVDS Output	1.5	5.0	
Divide circuitry	Divide enabled, divide = 2		5.3	17.5	-
per output	Divide enabled, divide > 2		8.5	28.0	-
Delay circuitry	Delay enabled, delay < 8		5.8	19.1	-
per output	Delay enabled, delay > 7		9.9	32.7	-
Entire device	LMK01000		85.8	223.1	60
CLKout0 & CLKout4 enabled in Bypassed mode	LMK01010		63.6	209.9	-
	LMK01020		108	236.4	120
Entire device	LMK01000		323.8	768.5	300
all outputs	LMK01010		212.8	702.3	-
delay and divide value of 2	LMK01020		390.4	808.3	480

From the above table, the current can be calculated in any configuration. For example, the current for the entire device with 1 LVDS (CLKout0) & 1 LVPECL (CLKout4) output in Bypassed mode can be calculated by adding up the following blocks: core current, low clock buffer, high clock buffer, one LVDS output buffer current, and one LVPECL output buffer current. There will also be one LVPECL output drawing emitter current, but some of the power from the current draw is dissipated in the external 120  $\Omega$  resistors which doesn't add to the power dissipation budget for the device. If delays or divides are switched in, then the additional current for these stages needs to be added as well.

For power dissipated by the device, the total current entering the device is multiplied by the voltage at the device minus the power dissipated in any emitter resistors connected to any of the LVPECL outputs. If no emitter resistors are connected to the LVPECL outputs, this power will be 0 watts. For example, in the case of 1 LVDS (CLKout0) & 1 LVPECL (CLKout4) operating at 3.3 volts for LMK01000, we calculate 3.3 V × (10 + 9 + 9 + 17.8 + 40) mA = 3.3 V × 85.8 mA = 283.1 mW. Because the LVPECL output (CLKout4) has the emitter resistors hooked up and the power dissipated by these resistors is 60 mW, the total power dissipation is 283.1 mW - 60 mW = 223.1 mW. When the LVPECL output is active, ~1.9 V is the average voltage on each output as calculated from the LVPECL Voh & Vol typical specification. Therefore the power dissipated in each emitter resistor is approximately  $(1.9 V)^2 / 120 \Omega = 30 mW$ . When the LVPECL output is disabled, the emitter resistor voltage is ~1.07 V. Therefore the power dissipated in each emitter resistor is approximately  $(1.07 V)^2 / 120 \Omega = 9.5 mW$ .

#### THERMAL MANAGEMENT

Power consumption of the LMK01000 family device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125 °C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $\theta_{JA}$  should not exceed 125 °C.

Copyright © 2008–2009, Texas Instruments Incorporated

www.ti.com

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. To maximize the removal of heat from the package a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in Figure 3. More information on soldering LLP packages can be obtained at www.national.com.



Figure 3. Recommended Land and Via Pattern

To minimize junction temperature it is recommended that a simple heat sink be built into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 3 should connect these top and bottom copper layers and to the ground layer. These vias act as "heat pipes" to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.

### TERMINATION AND USE OF CLOCK OUTPUTS

When terminating clock drivers keep in mind these guidelines for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
  - LVDS drivers are current drivers and require a closed current loop.
  - LVPECL drivers are open emitter and require a DC path to ground.
- Receivers should be presented with a signal biased to their specified DC bias level (common mode voltage) for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage level. In this case, the signal should normally be AC coupled.

It is possible to drive a non-LVPECL or non-LVDS receiver with a LVDS or LVPECL driver as long as the above guidelines are followed. Check the datasheet of the receiver or input being driven to determine the best termination and coupling method to be sure the receiver is biased at the optimum DC voltage (common mode voltage). For example, when driving the OSCin/OSCin\* input of the LMK01000 family, OSCin/OSCin\* should be AC coupled because OSCin/ OSCin\* biases the signal to the proper DC level, see Figure 2. This is only slightly different from the AC coupled cases described (See Section 3.4.2) because the DC blocking capacitors are placed between the termination and the OSCin/OSCin\* pins, but the concept remains the same, which is the receiver (OSCin/ OSCin\*) set the input to the optimum DC bias voltage (common mode voltage), not the driver.

#### Termination for DC Coupled Differential Operation

For DC coupled operation of an LVDS driver, terminate with 100  $\Omega$  as close as possible to the LVDS receiver as shown in Figure 4. To ensure proper LVDS operation when DC coupling it is recommend to use LVDS receivers without fail-safe or internal input bias such as National Semiconductor's DS90LV110T. The LVDS driver will provide the DC bias level for the LVDS receiver. For operation with LMK01000 family LVDS drivers it is recommend to use AC coupling with LVDS receivers that have an internal DC bias voltage. Some fail-safe circuitry will present a DC bias (common mode voltage) which will prevent the LVDS driver from working correctly. This precaution does not apply to the LVPECL drivers.





Figure 4. Differential LVDS Operation, DC Coupling

For DC coupled operation of an LVPECL driver, terminate with 50  $\Omega$  to Vcc - 2 V as shown in Figure 5. Alternatively terminate with a Thevenin equivalent circuit (120  $\Omega$  resistor connected to Vcc and an 82  $\Omega$  resistor connected to ground with the driver connected to the junction of the 120  $\Omega$  and 82  $\Omega$  resistors) as shown in Figure 6 for Vcc = 3.3 V.



Figure 5. Differential LVPECL Operation, DC Coupling





#### Termination for AC Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common mode voltage) when driving different receiver standards. Since AC coupling prevents the driver from providing a DC bias voltage at the receiver it is important to ensure the receiver is biased to its ideal DC level.

When driving LVDS receivers with an LVDS driver, the signal may be AC coupled by adding DC blocking capacitors, however the proper DC bias point needs to be established at the receiver. One way to do this is with the termination circuitry in Figure 7.





Figure 7. Differential LVDS Operation, AC Coupling

LVPECL drivers require a DC path to ground. When AC coupling an LVPECL signal use 120  $\Omega$  emitter resistors close to the LVPECL driver to provide a DC path to ground as shown in Figure 11. For proper receiver operation, the signal should be biased to the DC bias level (common mode voltage) specified by the receiver. The typical DC bias voltage (common mode voltage) for LVPECL receivers is 2 V. A Thevenin equivalent circuit (82  $\Omega$  resistor connected to Vcc and a 120  $\Omega$  resistor connected to ground with the driver connected to the junction of the 82  $\Omega$  and 120  $\Omega$  resistors) is a valid termination as shown in Figure 8 for Vcc = 3.3 V. Note: this Thevenin circuit is different from the DC coupled example in Figure 6.



Figure 8. Differential LVPECL Operation, AC Coupling, Thevenin Equivalent

#### Termination for Single-Ended Operation

A balun can be used with either LVDS or LVPECL drivers to convert the balanced, differential signal into an unbalanced, single-ended signal.

It is possible to use an LVPECL driver as one or two separate 800 mV p-p signals. When DC coupling one of the LMK01000 family LVPECL drivers, the termination should still be 50  $\Omega$  to Vcc - 2 V as shown in Figure 9. Again the Thevenin equivalent circuit (120  $\Omega$  resistor connected to Vcc and an 82  $\Omega$  resistor connected to ground with the driver connected to the junction of the 120  $\Omega$  and 82  $\Omega$  resistors) is a valid termination as shown in Figure 10 for Vcc = 3.3 V.



Figure 9. Single-Ended LVPECL Operation, DC Coupling





Figure 10. Single-Ended LVPECL Operation, DC Coupling, Thevenin Equivalent

When AC coupling an LVPECL driver use a 120  $\Omega$  emitter resistor to provide a DC path to ground and ensure a 50  $\Omega$  termination with the proper DC bias level for the receiver. The typical DC bias voltage for LVPECL receivers is 2 V (See Section 3.4.1). If the other driver is not used it should be terminated with either a proper AC or DC termination. This latter example of AC coupling a single-ended LVPECL signal can be used to measure single-ended LVPECL performance using a spectrum analyzer or phase noise analyzer. When using most RF test equipment no DC bias point (0 V DC) is expected for safe and proper operation. The internal 50  $\Omega$  termination the test equipment correctly terminates the LVPECL driver being measured as shown in Figure 11. When using only one LVPECL driver of a CLKoutX/CLKoutX\* pair, be sure to properly terminated the unused driver.



Figure 11. Single-Ended LVPECL Operation, AC Coupling

#### Conversion to LVCMOS Outputs

To drive an LVCMOS input with an LMK01000 family LVDS or LVPECL output, an LVPECL/LVDS to LVCMOS converter such as National Semiconductor's DS90LV018A, DS90LV028A, DS90LV048A, etc. is required. For best noise performance, LVPECL provides a higher voltage swing into input of the converter.

#### **OSCin INPUT**

In addition to LVDS and LVPECL inputs, OSCin can also be driven with a sine wave. The OSCin input can be driven single-ended or differentially with sine waves. These configurations are shown in Figure 12 and Figure 13.







www.ti.com



Figure 13. Differential Sine Wave Input

Figure 14 shows the recommended power level for sine wave operation for both differential and single-ended sources over frequency. The part will operate at power levels below the recommended power level, but as power decreases the PLL noise performance will degrade. The VCO noise performance will remain constant. At the recommended power level the PLL phase noise degradation from full power operation (8 dBm) is less than 2 dB.



Figure 14. Recommended OSCin Power for Operation with a Sine Wave Input

#### MORE THAN EIGHT OUTPUTS WITH AN LMK01000 FAMILY DEVICE

The LMK01000 family device can be used in conjunction with a LMK02000, LMK03000, LMK04000, or even another LMK01000 device in order to produce more than 8 outputs. When doing this, attention needs to be given to how the frequencies are assigned for each output to eliminate synchronization issues. Refer to AN-1864 for more details.

#### GLOBAL DELAY THROUGH AN LMK01000 FAMILY DEVICE

The delay from CLKin to CLKout is determinsic, but can vary based on the engaged delays and divides as discussed in *Section 2.3.2* for the CLKoutX\_MUX bit. In addition, there can be variations based on voltage, temperature, and frequency. AN-1864 discusses this global delay in more detail.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		J			(2)	(6)	(0)		(-10)	
LMK01000ISQ/NOPB	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01000 I	Samples
LMK01000ISQE/NOPB	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01000 I	Samples
LMK01000ISQX/NOPB	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01000 I	Samples
LMK01010ISQ/NOPB	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01010 I	Samples
LMK01010ISQE/NOPB	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01010 I	Samples
LMK01010ISQX/NOPB	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01010 I	Samples
LMK01020ISQ/NOPB	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01020 I	Samples
LMK01020ISQE/NOPB	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01020 I	Samples
LMK01020ISQX/NOPB	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	K01020 I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK01000ISQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01000ISQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01000ISQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01010ISQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01010ISQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01010ISQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01020ISQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01020ISQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
LMK01020ISQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

6-Nov-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK01000ISQ/NOPB	WQFN	RHS	48	1000	853.0	449.0	35.0
LMK01000ISQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
LMK01000ISQX/NOPB	WQFN	RHS	48	2500	853.0	449.0	35.0
LMK01010ISQ/NOPB	WQFN	RHS	48	1000	853.0	449.0	35.0
LMK01010ISQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
LMK01010ISQX/NOPB	WQFN	RHS	48	2500	853.0	449.0	35.0
LMK01020ISQ/NOPB	WQFN	RHS	48	1000	853.0	449.0	35.0
LMK01020ISQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
LMK01020ISQX/NOPB	WQFN	RHS	48	2500	853.0	449.0	35.0

# **RHS0048A**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RHS0048A**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RHS0048A**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated