

4-Mbit (512K × 8) Static RAM

Features

- Very high speed: 45 ns
- Wide voltage range: 2.2 V to 3.6 V, 4.5 V to 5.5 V
- Ultra low standby power
 - □ Typical standby current: 3.5 µA
 - □ Maximum standby current: 8.7 µA
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 32-pin thin small outline package (TSOP) II and 32-pin small-outline integrated circuit (SOIC) packages

Functional Description


The CY62148GN is a high-performance CMOS static RAM organized as 512K words by 8-bits. This device features advanced circuit design to provide ultra low standby current. This is ideal for providing More Battery Life $^{\text{TM}}$ (MoBL $^{\text{S}}$) in portable applications. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99% when deselected ($\overline{\text{CE}}$ HIGH). The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), Outputs are disabled ($\overline{\text{OE}}$ HIGH), or during an active Write operation ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₈).

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 001-95418 Rev. *D

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised December 21, 2017

CY62148GN MoBL®



Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	15
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 32-pin SOIC/TSOP II pinout



Product Portfolio

				Power Dissipation						
Product	Range	V Pango (V)	Speed	Operating I _{CC} (mA)			Standby I _{SB2} (µA)			
Floudet	Range	V _{CC} Range (V)	(ns)	f = 1 MHz		1 MHz f = f _{max}		Stariuby	idby iSB2 (μA)	
				Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max	
CY62148GN30	Industrial	2.2 V-3.6 V	45	_	6	-	20	3.5	8.7	
CY62148GN		4.5 V–5.5 V								

Note

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature Supply voltage to ground potential-0.5 V to Vcc + 0.5 V DC voltage applied to outputs in high Z state $^{[2,\;3]}$ –0.5 V to Vcc + 0.5 V DC input voltage^[2, 3]-0.5 V to Vcc + 0.5 V

Output current into outputs (LOW))20 mA
Static discharge voltage	
(per MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 140 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[4]
CY62148GN	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V, 4.5 V to 5.5 V

Electrical Characteristics

Over the operating range

5	Description		T1.0		45 ns			
Parameter			Test Conditions		Min	Typ ^[5]	Max	Unit
V _{OH}	Output HIGH	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} =	= –0.1 mA	2	_	_	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} =	= –1.0 mA	2.4	_	_	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} =	= –1.0 mA	2.4	_	_	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} =	= –0.1 mA	$V_{CC} - 0.5^{[6]}$	_	_	
V _{OL}	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} =	: 0.1 mA	_	_	0.4	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} =	2.1 mA	-	_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} =	2.1 mA	-	_	0.4	
V _{IH}	Input HIGH	2.2 V to 2.7 V	_		1.8	-	$V_{CC} + 0.3^{[3]}$	V
	voltage	2.7 V to 3.6 V	_		2	_	$V_{CC} + 0.3^{[3]}$	
	4.5 V to 5.5 V		_		2.2	_	V _{CC} + 0.5	
V_{IL}	Input LOW voltage	2.2 V to 2.7 V	-		-0.3 ^[2]	_	0.6	V
		2.7 V to 3.6 V	_		-0.3 ^[2]	_	0.8	
		4.5 V to 5.5 V	_		-0.5	_	0.8	
I _{IX}	Input leakage cu	ırrent	$GND \le V_1 \le V_{CC}$		-1	_	+1	μA
I _{OZ}	Output leakage	current	GND ≤ V _O ≤ V _{CC}	, output disabled	-1	_	+1	μA
I _{CC}	V _{CC} operating si	upply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	_	20	mA
			f = 1 MHz	$V_{CC} = V_{CC(max)},$ $I_{OUT} = 0 \text{ mA}$ CMOS levels	-	-	6	
I _{SB1} ^[7]	Automatic CE po current – CMOS	ower-down inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$		-	3.5	8.7	μΑ
			f = f _{max} (address and data only),					
			$f = 0$ (\overline{OE} and \overline{WE}) $V_{CC} = V_{CC(max)}$					
I _{SB2} ^[7]	Automatic CE po current – CMOS	ower-down inputs	$\overline{CE} \ge V_{CC} - 0.2$ $V_{IN} \ge V_{CC} - 0.2$ $f = 0, V_{CC} = V_{CC}$	V, V or V _{IN} ≤ 0.2 V, ((max)	-	3.5	8.7	μA

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 This parameter is guaranteed by design and not tested.
 Chip enable (CE) must be HIGH at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	32-pin SOIC Package	32-pin TSOP II Package	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	51.79	79.03	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		25.12	17.44	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms^[9]



Parameter ^[8]	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R _{TH}	8000	645	639	Ω
V _{TH}	1.20	1.75	1.77	V

Tested initially and after any design or process changes that may affect these parameters.
 Full-device operation requires linear V_{CC} ramp from VDR to V_{CC(min)} > 100 μs or stable at V_{CC(min)} > 100 μs.



Data Retention Characteristics

Over the operating range

Parameter	Description	Conditions	Min	Typ ^[10]	Max	Unit
V_{DR}	V _{CC} for data retention		1	_	_	V
I _{CCDR} [11, 12]	Data retention current	$V_{CC} = 1.2V, \overline{CE} \ge V_{CC} - 0.2 V,$	_	_	13	μΑ
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[13]	Chip deselect to data retention time		0	_	_	ns
t _R ^[13, 14]	Operation recovery time		45	_	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



^{10.} Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

11. Chip enable (CE) must be HIGH at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

12. I_{CCDR} is guaranteed only after device is first powered up to V_{CC(min)} and then brought down to V_{DR}.

13. These parameters are guaranteed by design.

^{14.} Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} > 100 \ \mu s$ or stable at $V_{CC(min)} > 100 \ \mu s$.




Switching Characteristics

Over the operating range

Parameter [15]	Post Maria	45	11!4	
Parameter [19]	Description	Min	Max	Unit
Read Cycle		1	•	
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	_	45	ns
t _{DOE}	OE LOW to data valid	_	22	ns
t _{LZOE}	OE LOW to low Z ^[16]	5	_	ns
t _{HZOE}	OE HIGH to high Z ^[16, 17]	_	18	ns
t _{LZCE}	CE LOW to low Z ^[16]	10	_	ns
t _{HZCE}	CE HIGH to high Z ^[16, 17]	_	18	ns
t _{PU}	CE LOW to power-up	0	_	ns
t _{PD}	CE HIGH to power-down	_	45	ns
Write Cycle ^{[18,}	19]			
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	_	ns
t _{AW}	Address setup to write end	35	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	-	ns
t _{PWE}	WE pulse width	35	_	ns
t _{SD}	Data setup to write end	25	-	ns
t _{HD}	Data hold from write end	0	-	ns
t _{HZWE}	WE LOW to high Z ^[16, 17]	-	18	ns
t _{LZWE}	WE HIGH to low Z ^[16]	10	_	ns

<sup>Notes
15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 5.
16. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE}, is less than t_{LZCE}, and t_{HZWE} for any device.
17. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
18. The internal wre ite time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and tHzwe.</sup>





- 20. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 21. WE is HIGH for read cycles.
- 22. Address valid before or similar to $\overline{\text{CE}}$ transition LOW.
- 23. Data I/O is high impedance if $\overline{OE} = V_{\underline{IH}}$.

 24. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in high impedance state.
- 25. During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (CE Controlled) [26, 27]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [27, 28]



^{26.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{27.} If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state. 28. The minimum write cycle pulse width should be equal to the sum of tsp and thzwe. 29. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

CE	WE	OE	I/O	Mode	Power
H [30]	Х	Х	High Z	Deselect/power-down	Standby (I _{SB})
L	Н	L	Data out	Read	Active (I _{CC})
L	L	Х	Data in	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})

Note 30. Chip enable (\overline{CE}) must be HIGH at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Ordering Information

Table 1. Key features and Ordering Information

Speed (ns)	Voltage Range (V)	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62148GN30-45ZSXI	51-85095	32-pin TSOP II (Pb-free)	Industrial
		CY62148GN30-45ZSXIT	51-85095	32-pin TSOP II (Pb-free), Tape and Reel	
		CY62148GN30-45SXI	51-85081	32-pin SOIC (Pb-free)	
		CY62148GN30-45SXIT	51-85081	32-pin SOIC (Pb-free), Tape and Reel	
	4.5 V–5.5 V	CY62148GN-45ZSXI	51-85095	32-pin TSOP II (Pb-free)	
		CY62148GN-45ZSXIT	51-85095	32-pin TSOP II (Pb-free), Tape and Reel	
		CY62148GN-45SXI	51-85081	32-pin SOIC (Pb-free)	
		CY62148GN-45SXIT	51-85081	32-pin SOIC (Pb-free), Tape and Reel	

Ordering Code Definitions





Package Diagrams

Figure 9. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095





Figure 10. 32-pin SOIC (450 Mils) S32.45/SZ32.45 Package Outline, 51-85081





Acronyms

Table 2. Acronyms Used in this Document

Acronym	Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
MoBL	More Battery Life		
SOIC	small outline integrated circuit		
SRAM	static random access memory		
TSOP	thin small outline package		
WE	write enable		

Document Conventions

Units of Measure

Table 3. Units of Measure

Symbol	Unit of Measure			
°C	Degrees Celsius			
MHz	megahertz			
μΑ	microamperes			
μs	microseconds			
mA	milliamperes			
ns	nanoseconds			
Ω	ohms			
%	percent			
pF	picofarads			
V	volts			
W	watts			



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5056496	NILE	12/29/2015	New data sheet.
*A	5092456	NILE	01/19/2016	Added "2.2 V to 3.6 V" range related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*B	5422041	NILE	09/09/2016	Updated Electrical Characteristics: Changed minimum value of V _{OH} parameter corresponding to "2.7 V to 3.6 V" from 2.2 V to 2.4 V. Changed minimum value of V _{IH} parameter corresponding to "2.2 V to 2.7 V" from 2.0 V to 1.8 V. Updated Ordering Information: Updated part numbers. Updated Disclaimer. Updated to new template.
*C	5546908	NILE	12/08/2016	Updated Ordering Information: No change in part numbers. Removed Disclaimer (text referencing to contact sales). Completing Sunset Review.
*D	6002325	AESATMP9	12/21/2017	Updated logo and copyright.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, copyrights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented to Cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-95418 Rev. *D Revised December 21, 2017 Page 15 of 15