MLX75026 QVGA Time-of-Flight Sensor


PRELIMINARY DATASHEET v0.5

Features & Benefits

- 1/4" optical Time-of-Flight image sensor
- QVGA (320 x 240) pixel array
- 10 x 10 μm DepthSense® pixels
- Integrated microlenses
- Backside illumination (BSI technology)
- External quantum efficiency 51% (850nm)
- External quantum efficiency 28% (940nm)
- High distance accuracy due to programmable modulating frequencies up to 100MHz
- AC Demodulation contrast 85% (40 MHz)
- AC Demodulation contrast 78 % (100 MHz)
- Differential light source control with phase delay feedback loop
- Full resolution distance framerate of max. 180 FPS (4 phases, Tint <250μs, 4lane@960mbps MIPI configuration)
- Up to 8 raw phases (or quads) per frame
- Per-phase statistics & diagnostics
- Continuous or triggered operation mode(s)
- Configurable over I²C (up to 400kHz)
- CSI-2 serial data output, MIPI D-PHY, 1 clock lane, 2 or 4 data lanes (<960 Mbps/lane)
- Build-in temperature sensor
- Region of interest (ROI) selection
- Integrated support for binning (2x2, 4x4, 8x8)
- Horizontal mirror & vertical flip image modes
- 9.2 x 7.8 x 1.0 mm encapsulated BGA package
- Number of pins = 80
- Ambient operating temperature range of -40 +105°C
- MSL level 3 rated
- AEC-Q100 qualified (grade 2)

Description

MLX75026 is a fully integrated optical Time-of-Flight image sensor. It's perfectly suited for automotive and non-automotive applications, including, but not limited to, gesture recognition, driver monitoring, skeleton tracking, people or obstacle detection and traffic monitoring. The sensor features a QVGA (320x240) pixel array based on the DepthSense® pixel technology. Combined with a modulated light source this sensor is capable of measuring object distance and reflectivity under extreme background light conditions, 120KLUX robust when using lens with filter. This distance information can be used to calculate a complete 3D point cloud representation of a scene. Full resolution image acquisition up to 180 distance frames per second while supplied to a microcontroller via a standardized MIPI CSI-2 serial camera interface. The device is available in a cost optimized encapsulated package and offers a variety of integration possibilities.



Preliminary Datasheet: Melexis reserves the right to change the product and specifications without prior notice. The information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the device. Melexis cannot assume responsibility for any problems arising out of the use of these circuits.



Table of Contents

Fea	atures & Benefits	1
Des	scription	1
Tab	ble of Contents	2
Do	cument Revision History	4
Ord	dering Information	5
1 . S	System Architecture	6
2. S	Sensor Block Diagram	7
3. E	Electrical Specifications	8
	3.1. Absolute Maximum Ratings	
	3.2. Typical Operating Conditions	8
	3.3. Video Interface	9
	3.4. Power Consumption	10
	3.5. Maximum Distance Frame Rate	12
	3.6. Decoupling Recommendations	12
	3.7. Power-up Sequence	13
	3.8. Input Clock Requirements	13
	3.9. I ² C Specifications	14
4. (Optical Characteristics	15
	4.1. QVGA Pixel Array Configuration	15
	4.2. Pixel & Image Array Characteristics	16
	4.3. CRA (Chief Ray Angle)	17
	4.4. MTF (Modulation Transfer Function)	18
	4.5. Application Lens Design Recommendations	18
5. 0	Communication Interface(s)	19
	5.1. I ² C (Inter-Integrated Circuit)	19
	5.2. MIPI Alliance CSI-2 Description	23
6. S	Start-up Sequence	25
	6.1. Initialization Process	26
	6.2. Initialization Register Map	27
7. F	Register Settings	29
	7.1. Video Output Configuration	29
	7.2. Modes of Operation	30
	7.3. Data Output Modes	31

MLX75026 QVGA Time-of-Flight Sensor





7.4. HMAX & Frame Read-Out Time	
7.5. PARAM_HOLD	34
7.6. USER_ID Register	34
7.7. Modulation Frequency	35
7.8. Frame Structure & Frame Rate	36
7.9. FRAME_STARTUP	37
7.10. FRAME_TIME	37
7.11. PHASE_COUNT	37
7.12. Px_PREHEAT, Px_PREMIX	38
7.13. Px_INTEGRATION	40
7.14. Px_PHASE_SHIFT	41
7.15. Px_PHASE_IDLE (or V-blanking)	42
7.16. Px_LEDEN	42
7.17. Px_DMIX0, Px_DMIX1 & Px_STATIC_LED	43
7.18. Analog Delay Setting	44
7.19. Pixel Binning	46
7.20. Region of Interest (ROI)	47
7.21. Flip & Mirror	48
7.22. Temperature Sensor	48
7.23. Pixel & Phase Statistics	49
7.24. PN9 Test Pattern	52
7.25. Duty Cycle Adjustment	53
7.26. Illumination Signal (subLVDS or CMOS)	54
8. MetaData Description	54
8.1. Embedded Data Format in 4 Lane MIPI Configuration	56
8.2. Embedded Data Format in 2 Lane MIPI Configuration	56
9. Distance & Amplitude Calculation	57
10. Package Outline	58
10.1. Pinout & Equivalent I/O Circuitry	58
10.2. Mechanical Dimensions	61
10.3. PCB Landing Pattern & Layout Recommendations	62
10.4. Package Marking	62
10.5. Cover Tape Removal	63
Disclaimer	64



Document Revision History

Version	Date	Changes
0.1-0.4	/	Draft versions
		Description: Update product picture
		Section 3.6: Modified decoupling recommendations
		Section 3.9: Correction default slave address 0x67 to 0x57
		Section 4.2: Note UV dosis reference for microlens + updated AC demod. contrast
	11/09/2020	Section 4.4: Added MTF graph
		Section 6.2: Update to Initialization Register Map
		Section 7.1: Additional registers added for MIPI data rate configuration
0.5		Section 7.2: Added entering streaming triggers a frame
		Section 7.4.2 & 7.12 : Rework of PIXRST & Px_PRETIME definition to PRETIME
		Section 7.8: Rework of frame time calculations
		Section 7.14: Removal of note
		Section 8: Added META_LENGTH control register
		Section 10.4: Updated coating type marking
		Section 10.5: Added cover tape removal instructions
		Update to first page disclaimer

Table 1 : Changelog



Ordering Information

Product	Temperature Rating	Package Identifier	Option Code	Packing Style
MLX75026	R	TH	AAA-200	TR
MLX75026	R	TH	AAA-210	TR
MLX75026	R	TH	AAA-200	SP

Table 2 : Device ordering information

Temperature Rating	R:-40°C to 105°C
Package Identifier	TH: fcBGA
Option Code	AAA-200 : incl. double sided ARC coating, no filter AAA-210 : Version AAA-200 with cover tape ¹
Packing Style	TR : Tray SP: Sample Pack
Ordering Example	MLX75026RTH-AAA-210-TR

Table 3: Ordering information

Note ¹: The properties of the covertape are guaranteed for one year after shipping date if the devices are stored in appropriate conditions according the device MSL rating.



1. System Architecture

A complete TOF system or camera module includes at least these components:

- MLX75026 QVGA (320x240 pixels) TOF pixel array
- A synchronized high bandwidth near infrared (NIR) active illumination source
- Beam shaping optics for the light distribution
- A receiving sensor lens (optimized for maximum NIR wavelength transmittance)
- A microprocessor, DSP, FPGA or SOC (system on chip) to calculate and process the data, compatible with MIPI camera serial interface CSI-2




Figure 1 : System block diagram



2. Sensor Block Diagram

MLX75026 is a Time-of-Flight (TOF) camera sensor with two tap Current Assisted Photo Demodulator (CAPD) pixels offering high responsivity. These backside illuminated pixels are connected to low noise analog amplifiers and converted by parallel column ADCs that enable high speed & accurate image acquisition. Furthermore, it consists of a PLL oscillator, high speed CSI2 serial interface, controllable registers via I²C and a digital control unit in charge of the different internal blocks.




Figure 2: Sensor block diagram



3. Electrical Specifications

3.1. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Supply voltage (analog)	VDDA	-0.3	3.3	V
Supply voltage (MIX drivers)	VDDMIX	-0.3	1.8	V
Supply voltage (digital)	VDDD	-0.3	1.8	V
Supply voltage (interfaces)	VDDIF	-0.3	3.3	V
Input voltage (digital IOs)	VI	-0.3	3.3	V
Output voltage (digital IOs)	VO	-0.3	3.3	V
Storage temperature		-40	125	°C

Table 4: Absolute Maximum Ratings

Note: Absolute maximum ratings should not be exceeded at any time to avoid permanent hardware damage.

3.2. Typical Operating Conditions

Parameter		Min.	Тур.	Max.	Unit
VDDA Supply Voltage ¹		2.6	2.7	2.8	V
VDDMIX Supply Voltage ¹	1.1	1.2	1.3	V	
VDDD Supply Voltage ¹		1.1	1.2	1.3	V
VDDIF Supply Voltage ¹		1.7	1.8	1.9	V
LEDP, LEDN single ended LEDEN ²	high level ²	VDDIF - 0.2			V
LEDP, LEDN single ended LEDEN ³	low level ³			0.2	V
LEDP/LEDN differential c (LVDS_EN = 1)	LEDP/LEDN differential common mode (LVDS_EN = 1)			VDDIF / 2 + 0.1	mV
LEDP/LEDN differential so (with R = 100Ω , LVDS_EN	100	150	220	mV	
LEDP, LEDN termination	LEDP, LEDN termination resistor				Ohm
Minimum TRIGGER pulse	elength		1		μs
Minimum RESETB pulse l	ength		1		μs
TRIGGER RESETB SLASEL LEDFB	Maximum input low			0.2* VDDIF	V
TRIGGER RESETB SLASEL LEDFB	Minimum input high	0.8* VDDIF			V
Junction to Ambient The		25		K/W	
Operating ambient temperature		-40		105	°C
Temperature sensor accuracy @ -40°C Tj @ 60°C Tj @ 125°C Tj				±7 ±5 ±6	°C °C °C

Table 5: Typical Operating Conditions

Note¹: It is recommended to use the typical supply voltages Note²: current of -2mA, LVDS_EN = 0, typical load 15pF Note³: current of 2mA, LVDS_EN = 0, typical load 15pF



3.3. Video Interface

MLX75026 is fully compliant with the hardware description as described in the MIPI Alliance Specification for D-PHY version 1.20.00, released in September 2014. For a more detailed description about the parameters please consult the D-PHY MIPI documentation.

3.3.1. MIPI DC specification

	Parameter	Min.	Тур.	Max.	Unit
	VOHHS			360	mV
	VOD	140		270	mV
	dVOD			14	mV
HSDC	VCMTX	150		250	mV
	dVCMTX			5	mV
	ZOS	40		62.5	Ω
	VOH	1.1		1.3	V
LPDC	VOL	-50		50	mV
	ZOLP	110			Ω

Table 6: MIPI DC specification

Note: For a detailed explanation of the different parameters, please consult the MIPI D-PHY specifications v1.20.00.




Figure 3: MIPI DC layout

3.3.2. MIPI AC specification

	Parameter	Min.	Тур.	Max.	Unit
	Trise, Tfall	50		312.5	psec
HSAC	dVCMTX(>400MHz)			15	mVrms
	dVCMTX(50-400MHz)			25	mVpeak
	Trise, Tfall			25	ns
LPAC	Slew rate with Cload=0pF			500	mV/nsec
	Slew rate with Cload=5pF			300	mV/nsec
	Slew rate with Cload=20pF			250	mV/nsec
	Slew rate with Cload=70pF			150	mV/nsec

Table 7: MIPI AC specification

Note: For a detailed explanation of the different parameters, please consult the MIPI D-PHY specifications v1.20.00.



3.4. Power Consumption

The total power consumption is split over four domains, none of the four domains are consuming at the same time. VDDMIX and VDDIF are dominantly active during the integration time, VDDD and VDDA during the readout time and a small amount of VDDD is active constantly. As shown below in Figure 4.




Figure 4: Power domains

The following table lists the absolute peak current per domain, however the typical duty cycle of each active period is only around 10%.

Parameter	Symbol	Тур.	Max. 1	Unit
Analog Supply Current	IDDA	26.6	27.4	mA
MIX Drivers Supply Current	IDDMIX	544.1	1350.5 ²	mA
Digital Supply Current	IDDD	91.7	120.0	mA
I/O Supply Current	IDDIF	2.1	2.6	mA

Table 8: Peak current

Note¹: Max. is the worst case peak current over the full ambient operating temperature range, over the full process variation and at worst case settings.

Note²: This value is the worst case peak current at -40°C ambient temperature but realistically the system will not operate at this temperature so for PSU dimensioning we suggest to take into account the typical value. See Figure 6 for more information.

Taking the according duty cycles into account will lead to the following average power consumption per domain.

			tion A	Applica	tion B	
Parameter	Symbol	Typ.¹	Max. ²	Typ.¹	Max. ²	Unit
Analog Supply	PDDA	14.8	15.2	19.0	19.6	mW
MIX Drivers Supply	PDDMIX	24.8	52.7	114.0	241.9	mW
Digital Supply	PDDD	48.3	62.3	50.2	64.7	mW
I/O Supply	PDDIF	1.6	2.0	2.1	2.6	mW
Total Supply	Р	88.5	141.3	185.3	355.3	mW

Table 9: Power consumption

Note¹: Typical values are the average power consumption with nominal voltage levels (at room temperature) for two defined application conditions:



Application A: Typical

- Full resolution (320x240 pixels)
- 4 raw phases per distance frame
- 30 distance frames per second
- 250 μs integration time
- 60 MHz modulation frequency
- 800 mbps (4 lane MIPI data rate)

Application B: Performance

- Full resolution (320x240 pixels)
- 4 raw phases per distance frame
- 60 distance frames per second
- 600 μs integration time
- 100 MHz modulation frequency
- 960 mbps (4 lane MIPI data rate)

Note²: Max. is the worst case power consumption over the full ambient operating temperature range and over the full process variation.

See Figure 5: Power consumption in function of integration time for typical power consumption at 40MHz modulation frequency in function of integration time for [MIPI speed, FPS]:




Figure 5: Power consumption in function of integration time

Note that there is a minor effect on power consumption at different MIPI speeds.

The previous plot does not take into account temperature variation. Over the full temperature range VDDMIX has the largest variation in power dissipation. Figure 6: MIX current over temperature indicates how MIX peak current changes over the full automotive -40°C to 105°C temperature range.




Figure 6: MIX current over temperature

Note that due to device self-heating in reality the device will always operate at a higher than ambient temperature resulting in a better overall power consumption.



3.5. Maximum Distance Frame Rate

The maximum distance frame rate that can be achieved depends on the integration time, the minimum readout time per phase and the total amount of raw phases for each distance frame. Please consult the following section for more information how each parameter influences frame time: 7.8 The phase readout time is determined by the MIPI configuration settings as explained in section 7.4. In Figure 7: Theoretical Maximum Distance Frame Rate in function of Integration Time (per phase) is the Max. frame rate plotted for five typical MIPI settings.




Figure 7: Theoretical Maximum Distance Frame Rate in function of Integration Time (per phase)

Using higher integration time will increase the power consumption and self-heating. For safe operation within the automotive ambient temperature range of -40 to 105 °C this self-heating must be limited to 20 °C. A typical thermal resistance of 25K/W will result in max. allowable power of 800mW which will not be reached by the device. However, a poor PCB design will result in worse thermal resistance and thus the framerate will not be readout but thermal / power limited, please make sure sufficient ground planes / heath dissipation is available.

3.6. Decoupling Recommendations

It is generally known that sensor performance can degrade with noisy input supplies. Specifications in this datasheet are only valid when stable voltage levels are available. Common decouple techniques use a two-step architecture consisting of a small capacitor (~10-100nF) as close as possible to the supply pin, combined with a bigger capacitor further away from the device, both connected to a low impedance ground plane to minimize inductance. Additionally, a small series ferrite bead can be used to keep high frequency noise outside of the IC, but also to keep internally generated noise from propagating to the rest of the system.

External Voltage Supplies

VDDA: min. 1x 4.7μF

VDDMIX : min. 1x 100nF & 4.7μF
 VDDD : min. 1x 100nF & 4.7μF
 VDDIF : min. 1x 100nF & 1μF

Internal Generated Voltage Supplies

VBO: min. 1x 4.7μF
 VRSTL : min. 1x 1μF
 VRL: min. 1x 4.7μF

VIL. IIIII. 1λ 4.7μ

These recommendations are based on analysis of different available hardware platforms. Each new hardware design requires an individual analysis to find & optimize the correct decoupling strategy.



3.7. Power-up Sequence

VDDD and VDDMIX use 1V2 as supply and it is possible to combine them on a single regulator source. However, VDDMIX exhibits high peak currents during the integration time that could compromise the stability of VDDD. Instantaneous voltage drops on VDDD need to be avoided and it is recommended to use two separate regulators instead.

With 2 regulators it is mandatory that VDDD is enabled simultaneously or not later than VDDMIX, and that VDDMIX is disabled before VDDD on power-down. More detailed power-up timings can be found in chapter 6. A slew rate of maximum 25 mV/ μ s has been specified for each power supply to avoid oscillations during power-up.

3.8. Input Clock Requirements

MLX75026 requires a fixed clock input signal of 8 MHz generated by an external crystal oscillator.




Figure 8: CLK square waveform input diagram

Parameter	Symbol	Min.	Тур.	Max.	Unit
CLK high level	CLK _{HIGH}	1.2			V
CLK low level	CLK_{LOW}			0.6	V
CLK frequency			8		MHz
CLK low level width	t_{low}	50	62.5	75	ns
CLK high level width	t _{high}	50	62.5	75	ns
CLK jitter				600	ps

Table 10: CLK input characteristics



3.9. I²C Specifications

MLX75026 features a standard (up to 400 kHz) inter-integrated circuit communication interface, known as I^2C . The sensor operates as I^2C slave with default slave address of 0x57. This address can be changed via the external PIN SLASEL (more information can be found in section 5.1.6). The master I^2C device is responsible to initiate all communication, it is in control of the clock line (SCL) & sends data via the SDA line. Each I^2C slave on the bus monitors this communication and will respond to the master when requested.




Figure 9: I²C serial communication diagram

Parameter	Symbol	Condition	Min.	Max.	Unit
Low level input voltage	V_{IL}		-0.3	0.3*VDDIF	V
High level input voltage	V_{IH}		0.7*VDDIF	1.9	V
Low level output voltage	V_{OL}	VDDIF > 2V, sink 3mA	0	0.2*VDDIF	V
Output fall time	t _{of}	Load 10pF - 400 pF 0.7*VDDIF - 0.3*VDDIF		250	ns
Input current	li	0.1*VDDIF - 0.9*VDDIF	-10	10	μΑ
SDA I/O capacitance	$C_{I/O}$			10	pF
SCL input capacitance	C_{l}			10	pF

Table 11: I²C Electrical Specifications

Parameter	Symbol	Min.	Max.	Unit
SCL clock frequency	f_{SCL}	0	400	kHz
Rise time (SCD & SCL)	t_R		300	ns
Fall time (SDA & SCL)	t_{\scriptscriptstyleF}		300	ns
Hold time (start condition)	t_{HDSTA}	0.6		ns
Setup time (repstart condition)	t _{SUSTA}	0.6		μs
Setup time (stop condition)	t_{SUSTO}	0.6		μs
Data setup time	t _{SUDAT}	100		μs
Data hold time	t_{HDDAT}	0	0.9	μs
Bus free time between stop and start condition	t _{BUF}	1.3		μs
Low period of the SCL clock	t_{LOW}	1.3		μs
High period of the SCL clock	t _{HIGH}	0.6		μs


Table 12: I²C Fast Mode Specifications



4. Optical Characteristics

4.1. QVGA Pixel Array Configuration

The pixel array has a total of 320 x 240 DepthSense® pixels. Each pixel consists of 2 individual taps called tap A and tap B. Information from both taps is needed for a reliable distance calculation. The data format (or output modes) available via the MIPI CSI2 video interface can be selected by the user and are described in more detail in section 7.3. The pixels are read out from bottom left, to top right, first horizontally, afterwards vertically, like indicated in this figure. This picture represents the physical pixel orientation, please note that output will have pixel 1 on top left to compensate for the lens by default as explained in section 7.20.



Preliminary Datasheet v0.5



4.2. Pixel & Image Array Characteristics

Parameter	Min.	Тур.	Max.	Unit
Pixel pitch		10		μm
Pixel architecture	Dual Tap Cu	rrent Assisted	Photonic Dem	odulator
External Quantum Efficiency ¹ @ 850nm		51.0		%
External Quantum Efficiency ¹ @ 940nm		28.0		%
Pixel dark noise		83		e-
AC demodulation contrast ² @ 40MHz		85		%
AC demodulation contrast ² @ 100MHz		78		%
Single tap dark current	20	51	508	ke-/s
Single tap full well capacity	106	160		ke-
Single tap conversion gain		0.0106		DN/e-
Phase drift over temperature ³		0.046		deg/°C
Local PDNU ⁴			tbd	deg
Global PDNU ⁵			tbd	deg
Defective pixel ⁶			tbd	pixel
Microlense(s) ⁷		Yes		
Maximum CRA (chief ray angle)			30	٥

Table 13: Pixel & Image Array Characteristics

 $\text{Note}^{\scriptscriptstyle 1} \colon \text{External quantum efficiency (EQE) can be calculated as } EQE_{\lambda} = \frac{\text{RE}_{\lambda}}{\lambda} \cdot \frac{h \cdot c}{e} \cdot FF = \frac{\text{RE}_{\lambda}}{\lambda} \cdot 1240 \cdot FF$

 RE_{λ} = responsivity at wavelength (in A/W)

 λ = the wavelength (in nm)

h = Planck's constant

c = speed of light in vacuum

e = elementalcharge

FF = fill factor (in %)

Note²: Detailed AC demodulation contrast data can be found in Figure 11.

Note³: Stability of the calculated phase (= distance) over temperature

Note⁴: Local PDNU (phase depth non uniformity) is a metric for the phase offset between 3x3 pixel blocks for a homogeneous flat field measurement

Note⁵: Global PDNU is similar to local PDNU but data is based on 10x10 pixel blocks

Note⁶: A defective pixel is defined as a pixel with low demodulation contrast or low responsivity compared to its neighbours Note⁷: The microlens array material is sensitive to excessive UV radiation. In product qualification it has been exposed with a constant UV equivalent of 10 years of sunlight without discernible degradation of the structure integrity. It is our recommendation to limit direct UV radiation during camera assembly/glue processes as much as possible




Figure 11: AC Demodulation Contrast in function of Modulation Frequency




Figure 12: External Quantum Efficiency in function of Wavelength



4.3. CRA (Chief Ray Angle)

Image Height ¹ (%)	Image Height¹ (mm)	CRA (°)
0	0.0	0
10	0.2	3.3
20	0.4	6.6
30	0.6	9.8
40	0.8	13
50	1.0	16.1
60	1.2	19.1
70	1.4	22.0
80	1.6	24.8
90	1.8	27.5
100	2.0	30




Table 14: Image Height vs CRA

Note¹: Image height is defined along the diagonal axis of the image array as shown in Figure 14: Image Height Definition.




Figure 14: Image Height Definition



4.4. MTF (Modulation Transfer Function)

The modulation transfer function is an indication on the system response to different spatial frequencies. It tends to decrease with an increase in spatial frequency. A typical example is an out of focus lens, which has a low modulation factor for higher frequencies, resulting in an overall blur of the edges in the image.




Figure 15: Modulation Transfer Function

The total system MTF is impacted by the image sensor and its optics. The shown data is considered the sensor only MTF, as it has been compensated for lens influences.

4.5. Application Lens Design Recommendations

When designing or selecting external optics to focus the light on the optical sensitive pixel area there are a few recommendations to take into account:

- To avoid pixel saturation under strong sunlight an optical bandpass filter is highly recommended. The spectral width of this filter depends on the type of illumination, LED or VCSEL, and should be as small as possible, taken into account the spectral drift over temperature.
- To reduce the illumination radiant intensity and to maximize the system efficiency the lens aperture should be as high as possible (= low F-number)




5. Communication Interface(s)

MLX75026 uses one low speed bidirectional I2C interface for register control and one unidirectional high speed MIPI CSI2 serial video output interface.

5.1. I²C (Inter-Integrated Circuit)

This 2-wire serial communication protocol supports 16 bit register addresses and 8 bit data messages.

5.1.1. I²C Timing Sequence



The data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is low, so the SDA value must be held while SCL is high. The Start condition is defined by SDA changing from high to low while SCL is high. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.





Figure 16: I2C conditions



After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative acknowledge and releases (does not drive) SDA. When a Negative acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge, Negative Acknowledge

Figure 17: I2C negative acknowledge

5.1.2. Single I²C Read

The sensor has an index function that indicates which address it is focusing on. When reading data, the Master must set the index value to the address to be read. For this purpose it performs a dummy write operation up to the register address. The upper level of the figure shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the address data from index M on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication




<u>Note</u>: It is possible to omit the Register Address [15:0] from the communication, in that case the sensor will simply read the value of register previously set to index M.



5.1.3. Sequential I²C Read


A sequential read of the data reads multiple registers sequentially without setting the register addresses individually. The Master must set the index value to the start of the addresses to be read. For this purpose, a dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the data from index M on SDA. When the Master outputs an Acknowledge (instead of Negative acknowledge for a single I²C read) after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



<u>Note</u>: It is possible to omit the Register Address [15:0] from the communication, in that case the sensor will simply read the values of the registers starting at the previously set index M.

5.1.4. Single I²C Write


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the register address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.






5.1.5. Sequential I²C Write

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



5.1.6. I²C Slave Address

For communication with MLX75026 via I²C the user has to choose between two different 7bit slave addresses. Selection can be done by the external SLASEL pin, by connecting it either to VDDD (high) or DGND (low).



Important Note: I²C slave address 0x67 is not programmed on engineering samples. To avoid bring-up issues, please connect SLASEL to GND.



5.2. MIPI Alliance CSI-2 Description

This section describes a limited set of CSI-2 functionality needed to understand operation of MLX75026. For a full interface description, please refer to MIPI Alliance CSI-2 Specification version 1.20.

5.2.1. Packet Structure

CSI-2 uses a byte oriented, packet based protocol that supports the transport of arbitrary data using *Short Package* (SP) and *Long Package* (LP) formats. A 32bit *Short Packet* does not have any data or a *Package Footer* (PF). Only FS (*Frame Start*) or FE (*Frame End*) indicators use *Short Packets*.




Figure 18: Package structure

Every packet starts with a SoT (start of transmission) sequence preceded by a LPS (low power state). An EoT (end of transmission) sequence followed by the low power state indicates the end of a packet.

Each byte is transmitted with the least significant bit first, in case of multi-byte data (such as WC or CS) the least significant byte will be transmitted first, unless otherwise specified by the data format.

- VC: The virtual channel identifier provides separate channels for different data flows that are interleaved in the data stream (lane indicator). The default value is 0.
- DT: The data type value specifies the format and content of the data payload.

0x00 = FS (Frame Start) 0x12 = Embedded data (or MetaData)

0x01 = FE (Frame End) 0x2C = RAW12 pixel data

- WC: For *short* packets the word count field is considered a 16bit data field, representing the Frame Count [7:0]. After each FS (Frame Start) transmission, the Frame Count will be increased by 1. For *long* packets word count specifies the total amount of bytes between the end of PH and start of PF.
- ECC: The error correction code used is a 7+1bits Hamming-modified code. This code allows single-bit errors to be corrected and 2-bit errors to be detected in the DataID and WC fields but is not capable of doing both simultaneously.
- CS: To detect possible errors in the data transmission, a checksum is calculated over each data packet. The checksum is a 16bit CRC generated by this polynomial:

$$CRC = x^{16} + x^{12} + x^5 + x^0$$

When WC is zero, CS will be 0xFFFF



5.2.2. Data Format RAW12

Each DepthSense® pixel is represented by 12bit data packed like 8bit data.




Figure 19: Example of pixel ordering for one full line transmission




Figure 20: Example of pixel ordering for one full frame transmission

Table 15 specifies the minimum packet data size constraints.

The total length of each packet must be a multiple of the values in this table.

# Pixels	# Bytes	# Bits
2	3	24

Table 15: RAW12 Packet size constraints

5.2.2.1. Data Format in 4 Lane MIPI Configuration




Figure 21: Pixel Data Format in 4 Lane Data Configuration

5.2.2.2. Data Format in 2 Lane MIPI Configuration




Figure 22: Pixel Data Format in 2 Lane Data Configuration






Figure 23: Sensor start-up sequence

* Availability of CLK signal before voltage domain bring up is also accepted

0x1000	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	STANDBY
Default Valu	e 0x01							
0x1001	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	STREAM

Default Value 0x00

Zone #1: Hardware Preparation: Time to supply the clock, the required voltage domains and initialize the

RESETB level. RESETB is a digital control signal, the μC keeps it low until all

requirements of zone 2 have been fulfilled.

Zone #2 : **Sensor Standby :** Time to define input clock settings, as shown in section 6

Zone #3 : **Software Standby :** In this period it's advised to write all frame acquisition parameters (like

integration time, modulation frequency & others) before video streaming.

Zone #4 : **Video Streaming :** Frame capture is active and MIPI output data is available. Register changes during active frame acquisition will be applied on the next frame.

Description	Symbol	Min.	Max.	Unit
Time between VDDA OFF and VDDA ON Time between VDDD OFF and VDDD ON Time between VDDIF OFF and VDDIF ON	T ₁	108 48 72		μs
Time between VDDA, VDDD, VDDIF ON and VDDMIX ON	T_2	0		μs
Time between VDDMIX OFF and VDDMIX ON	T_3	48		μs
Time between VDDDMIX ON and CLK ON	T_4	0		μs
Time between VDDA, VDDD, VDDIF, VDDMIX, CLK ON and RESETB OFF	T ₅	100		μs
Time between CLK ON and RESETB OFF	T_6	0		μs
Time between RESETB and first I ² C command	T ₇	100		μs
Time between STANDBY OFF and STREAM ON	T ₈	12		ms
Time between STREAM ON and first video data	T ₉		2.8 + T _{int}	ms

Table 16: Startup timing



6.1. Initialization Process

MLX75026 requires a SW initialization on each start-up/reset and/or power cycle.

	Register	Register				
Operating Mode	Address	Value	Comment			
Hardware Preparation			End Hardware Preparation by pulling RESETB high			
	0x1006	0x08				
	0x1007	0x00				
	0x1040	0x00				
	0x1041	0x96				
	0x1042	0x01	Fixed Input Clock Settings			
Sensor Standby	0x1043	0x00	- 			
	0x1044	0x00				
	0x1046	0x01				
	0x104A	0x01				
	0x1000	0x00	Change from Sensor Standby to Software Standby by changing register 0x1000 (default value 0x01) to value 0x00			
	313 init	ialization	Program the FULL initialization map from section 6.2			
	reg	isters	Trogram the roll initialization map from section 6.2			
	Add her	e relevant ap	oplication registers that require an update of their reset value			
	\checkmark		(examples listed below)			
	0x100C					
-	0,1000	custom	Configure video output interface			
	0x1071		(see section 7.1)			
	0x2020	custom				
	0x2100	custom				
	0x2F05	custom	Configure TRIGGER or CONTINUOUS mode			
	0x2F06	custom	(see section 7.2)			
	0x2F07	custom				
	0x3071	custom				
	0x0828	custom	Configure Data Output Mode (see section 7.3)			
Software Standby	0x0800	custom	Configure LINAAV valeta disattings (assistant 7.4)			
	0x5267	custom	Configure HMAX related settings (see section 7.4)			
	0x21BE		Configure Modulation Fraguency			
		custom	Configure Modulation Frequency (see section 7.7)			
	0x104B		· ·			
	0x21E8	custom	Configure number of phases (see section 7.11)			
	0x2120		Configure Integration Time per phase			
		custom	(see section 7.13)			
	0x213F		<u>'</u>			
	0x21B4	aa.t	Configure PHASE_SHIFT per phase			
	 0x21B7	custom	(see section 7.14)			
	\wedge		End of relevant application registers			
	0x1001	0x01	Enter <i>Video Streaming</i> by changing register 0x1001 (value 0x00) to value 0x01			
Video Streaming			Application is now running			

Table 17: Initialisation process



6.2. Initialization Register Map

This set of initialization registers are listed in order or priority (top > bottom, left > right, next page):

Register	Register
Address 0x10D2	Value
0x10D2 0x10D3	0x00 0x10
0x10D3	0x10 0x00
0x1433	
0x1448 0x1449	0x06
0x1449 0x144A	0x40
0x144A 0x144B	0x06
0x144B	0x40
0x144C	0x06 0x40
0x144D 0x144E	0x06
0x144E	0x40
0x144F	0x46
0x1450	0x00
0x1451	0x06
0x1452	0x00
	0x06
0x1454 0x1455	0x06 0x40
0x1456	
0x1456	0x06
0x1457 0x21C4	0x40
	0x00
0x2202	0x00 0x1E
0x2203 0x2C08	
0x2C08	0x01 0x1B
0x3C2B	0x1b 0x01
0x400E	0x01 0x81
0x40D1	0x00
0x40D1	0x00
0x40D2 0x40D3	0x00
0x40D3	0x3F
0x40DE	0x3F 0x40
0x40DF	0x01
0x40D1	0x01
0x412C	0x04
0x4134	0x04
0x4135	0x04
0x4130	0x04
0x4137	0x04 0x04
0x4138	0x04
0x4139	0x04 0x04
0x413A 0x413B	0x04
0x413B	0x04
0x413C	0x04 0x01
0x4140	0x01
0x4147	0x01
UX4148	UXUI

Register	Register
Address	Value
0x4149	0x01
0x414A	0x01
0x414B	0x01
0x414C	0x01
0x414D	0x01
0x4158	0x01
0x4159	0x01
0x415A	0x01
0x415B	0x01
0x415C	0x01
0x415D	0x01
0x415E	0x01
0x415F	0x01
0x4590	0x00
0x4591	0x2E
0x4684	0x00
0x4685	0xA0
0x4686	0x00
0x4687	0xA1
0x471E	0x07
0x471F	0xC9
0x473A	0x07
0x473B	0xC9
0x4770	0x00
0x4770	0x00
0x4771	0x1F
0x4772	0xFF
0x4778 0x4779	0x06 0xA4
0x4779 0x477A	0xA4 0x07
0x477B	0xAE
0x477C	0x0A
0x477D	0xD4
0x4788	0x06
0x4789	0xA4
0x478C	0x1F
0x478D	OxFF
0x478E	0x00
0x478F	0x00
0x4792	0x00
0x4793	0x00
0x4796	0x00
0x4797	0x00
0x479A	0x00

0x479B

0x00

Register	Register
Address	Value
0x479C	0x1F
0x479D	OxFF
0x479E	0x00
0x479F	0x00
0x47A2	0x00
0x47A3	0x00
0x47A6	0x00
0x47A7	0x00
0x47AA	0x00
0x47AB	0x00
0x47AC	0x1F
0x47AD	OxFF
0x47AE	0x00
0x47AF	0x00
0x47B2	0x00
0x47B3	0x00
0x47B6	0x00
0x47B7	0x00
0x47BA	0x00
0x47BB	0x00
0x47BC	0x1F
0x47BD	OxFF
0x47BE	0x00
0x47BF	0x00
0x47C2	0x00
0x47C3	0x00
0x47C6	0x00
0x47C7	0x00
0x47CA	0x00
0x47CB	0x00
0x4834	0x00
0x4835	0xA0
0x4836	0x00
0x4837	0xA1
0x4878	0x00
0x4879	0xA0
0x487A	0x00
0x487B	0xA1
0x48BC	0x00
0x48BD	0xA0
0x48BE	0x00
0x48BF	0xA1
0x4964	0x00
0x4965	0xA0
0x4966	0x00
0X4300	UXUU

Register	Register
Address	Value
0x4967	0xA1
0x4994	0x00
0x4995	0xA0
0x4996	0x00
0x4997	0xA1
0x49C8	0x00
0x49C9	0x78
0x49D2	0x00
0x49D3	0x3C
0x49D8	0x00
0x49D9	0x76
0x49E2	0x00
0x49E3	0x3F
0x49EC	0x00
0x49ED	0xA0
0x49EE	0x00
0x49EF	0xA1
0x49FE	0x00
0x49FF	0x78
0x4A08	0x00
0x4A09	0x3C
0x4A0E	0x00
0x4A0F	0x78
0x4A14	0x00
0x4A15	0x3C
0x4A1A	0x00
0x4A1B	0x76
0x4A20	0x00
0x4A21	0x3F
0x4A2A	0x00
0x4A2B	0xA0
0x4A2C	0x00
0x4A2D	0xA1
0x4A2E	0x00
0x4A2F	0x78
0x4A38	0x00
0x4A39	0x3C
0x4A5A	0x00
0x4A5B	0xA0
0x4A5C	0x00
0x4A5D	0xA1
0x4A8A	0x00
0x4A8B	0xA0
0x4A8C	0x00
0x4A8D	0xA1

Table 18: Initialization Map Part I

MLX75026 QVGA Time-of-Flight Sensor

PRELIMINARY DATASHEET



Register	Register				
Address	Value				
0x4AFE	0x00				
0x4AFF	0xA0				
0x4B00	0x00				
0x4B01	0xA1				
0x4B3E	0x00				
0x4B3F	0xA0				
0x4B40	0x00				
0x4B41	0xA1				
0x4B6A	0x00				
0x4B6B	0xA0				
0x4B6C	0x00				
0x4B6D	0xA1				
0x4B96	0x00				
0x4B97	0xA0				
0x4B98	0x00				
0x4B99	0xA1				
0x4BAE	0x00				
0x4BAF	0x1A				
0x4BBE	0x00				
0x4BBF	0x1A				
0x4BC6	0x00				
0x4BC7	0x1A				
0x4BD6	0x00				
0x4BD7	0x1A				
0x4BDE	0x00				
0x4BDF	0x1A				
0x4BFE	0x00				
0x4BFF	0xA0				
0x4C00	0x00				
0x4C01	0xA1				
0x4C06	0x00				
0x4C07	0x1A				
0x4C10	0x00				
0x4C11	0x1A				

Register	Register
Address	Value
0x4C68	0x00
0x4C69	0xA0
0x4C6A	0x00
0x4C6B	0xA1
0x4C7E	0x00
0x4C7F	0xA0
0x4C80	0x00
0x4C81	0xA1
0x4C8A	0x01
0x4C8B	0x35
0x4D02	0x07
0x4D03	0xC9
0x4D08	0x06
0x4D09	0x9B
0x4D0A	0x07
0x4D0B	0xAE
0x4D0E	0x07
0x4D0F	0xC9
0x4D14	0x06
0x4D15	0x98
0x4D16	0x07
0x4D17	0xB1
0x4D28	0x06
0x4D29	0xA4
0x4D2A	0x07
0x4D2B	0xA9
0x4D2E	0x07
0x4D2F	0xC9
0x4D3A	0x07
0x4D3B	0xC9
0x4D5A	0x07
0x4D5B	0xC9
0x4D60	0x06
0x4D61	0x9B

Register	Register
Address	Value
0x4D62	0x07
0x4D63	0xAE
0x4D66	0x07
0x4D67	0xC9
0x4D6C	0x06
0x4D6D	0x98
0x4D6E	0x07
0x4D6F	0xB1
0x4D80	0x06
0x4D81	0xA4
0x4D82	0x07
0x4D83	0xA9
0x4D88	0x06
0x4D89	0xA4
0x4D8A	0x07
0x4D8B	0xAE
0x4D8C	0x1F
0x4D8D	0xFF
0x4D8E	0x1F
0x4D8F	OxFF
0x4D90	0x06
0x4D91	0xA4
0x4D92	0x07
0x4D93	0xAE
0x4D94	0x1F
0x4D95	OxFF
0x4D96	0x1F
0x4D97	OxFF
0x4E39	0x07
0x4E7B	0x64
0x4E8E	0x0E
0x4E9A	0x00
0x4E9C	0x01
04540	0.01

Register	Register				
Address	Value				
0x4EA1	0x03				
0x4EA5	0x00				
0x4EA7	0x00				
0x4F05	0x04				
0x4F0D	0x04				
0x4F15	0x04				
0x4F19	0x01				
0x4F20	0x01				
0x4F66	0x0F				
0x500F	0x01				
0x5224	0x00				
0x5225	0x2F				
0x5226	0x00				
0x5227	0x1E				
0x5230	0x00				
0x5231	0x19				
0x5244	0x00				
0x5245	0x07				
0x5252	0x07				
0x5253	0x08				
0x5254	0x07				
0x5255	0xB4				
0x5271	0x00				
0x5272	0x04				
0x5273	0x2E				
0x5281	0x00				
0x5282	0x04				
0x5283	0x2E				
0x5285	0x00				
0x5286	0x00				
0x5287	0x5D				

Table 19: Initialization Map Part II

Note: For engineering samples with LOTNr. 704 or lower please add the following pair of registers, not adding the registers will negatively impact the dark noise level.

0x5108	0x72
0x5109	0x18

LOTNr.: In order to read out LOTNr. Please check the following registers:

0x0002	7	6	5	4	3	2	1	0
R						LOT	NR2	
0x0003	7	6	5	4	3	2	1	0
R		LOT	NR1			LOT	NRO	

LotNr. is the hexadecimal value sequence of LOTNR0, LOTNR1 and LOTNR2. For example LOTNr. 704 equals:

0x0002 = 0x070x0003 = 0x04



7. Register Settings

7.1. Video Output Configuration

Correct data communication settings have to be programmed in *Software Standby* mode. This is part of the initialization map as described in section 6.

0x1010	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	DATA_LANE_CONFIG	1

Reset Value 0x03

- 1b0: 2 data lane configuration
- 1b1: 4 data lane configuration (= default)

Registers listed in Table 20: Data Rate Configuration Settings need to be updated to support data transmission speeds of 300, 600, 704, 800 & 960 Mbps.

# Data Lanes	Comm. Speed	0x100C	0x100D	0x100E	0x100F	0x1016	0x1017	0x1045	0x1047	0x1060	0x1071
	300 Mbps	0x02	0x58	0x00	0x00	0x09	0x99	0x4B	0x02	0x01	0x0C
	600 Mbps	0x04	0xB0	0x00	0x00	0x04	0xCC	0x4B	0x02	0x00	0x06
2	704 Mbps	0x05	0x80	0x00	0x00	0x04	0x17	0x58	0x02	0x00	0x06
	800 Mbps	0x06	0x40	0x00	0x00	0x03	0x99	0x64	0x02	0x00	0x06
	960 Mbps	0x07	0x80	0x00	0x00	0x03	0x00	0x78	0x02	0x00	0x06
	300 Mbps	0x04	0xB0	0x00	0x00	0x09	0x99	0x4B	0x02	0x01	0x0C
	600 Mbps	0x09	0x60	0x00	0x00	0x04	0xCC	0x4B	0x02	0x00	0x06
4	704 Mbps	0x0B	0x00	0x00	0x00	0x04	0x17	0x58	0x02	0x00	0x06
	800 Mbps	0x0C	0x80	0x00	0x00	0x03	0x99	0x64	0x02	0x00	0x06
	960 Mbps	0x0F	0x00	0x00	0x00	0x03	0x00	0x78	0x00	0x00	0x06

# Data Lanes	Comm. Speed	0x10C2	0x10C3	0x10C4	0x10C5	0x10D0	0x10D4	0x10D5
	300 Mbps	0x00	0x1C	0x01	0x3A	0X0A	0X00	0XC5
	600 Mbps	0X00	0X0F	0X00	0X9D	0X0A	0X00	0XC5
2 & 4	704 Mbps	0X00	0X0D	0X00	0X86	0X0A	0X00	0XC5
	800 Mbps	0X00	0X0B	0X00	0X75	0X0A	0X00	0XC5
	960 Mbps	0X00	0X0A	0X00	0X62	0X0A	0X00	0XC5

Table 20: Data Rate Configuration Settings

0x1C40	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	CLK_OFF

Reset Value 0x01

The clock enters a low power state (LPS) between the different data frames (CLK_OFF=1) by default. It is possible to enable to clock continuously (stay in HS mode during frame blanking) via parameter CLK_OFF=0 for compatibility with some microcontrollers.



7.2. Modes of Operation


MLX75026 features three modes of operation: hardware triggered, software triggered or continuous mode. It's mandatory to change the operating mode during *Software Standby* as described in section 6.

Register Address	Register Value									
	HARDWARE TRIGGERED MODE (by external pin K11)	SOFTWARE TRIGGERED MODE	CONTINUOUS MODE (trigger will occur internally at each FRAME_TIME interval, see section 7.10)							
0x2020	0x00	0x01	0x01							
0x2100	0x00	0x01 (bit[0] is a self-clearing bit that acts as trigger when set to 0x1 via I2C)	0x08							
0x2F05	0x07	0x01	0x01							
0x2F06	0x00	0x09	0x09							
0x2F07	0x00	0x7A	0x7A							
0x3071	0x03	0x00	0x00							

Table 21: Modes of operation

In hardware triggered mode the TRIGGER pin accepts active low pulses to start a new frame. In software triggered mode the trigger is set by writing a 0x01 to the 0x2100 register.

Triggers send during an active frame acquisition will be ignored as indicated here:



When using Software Triggered Mode the first frame will be automatically triggered when entering streaming mode (0x1001=0x01).



7.3. Data Output Modes

One Depthsense® pixel has two outputs, known as tap A and tap B, each in counterphase (180° shifted) of one another. To reduce the calculation time from raw data to distance information MLX75026 supports output modes that already combine the information from both taps, either as sum or as difference.

For Time-of-Flight experts the raw information of both taps is also available either in Raw A, Raw B or Raw A & B output modes. Regular users should use the default output mode A-B since this directly reduces the required processing power to calculate the distance map on the microcontroller. More information on the distance calculation is available section 9.

The data output mode cannot change during *video streaming*, it is mandatory to change the data output mode during *Software Standby* as described in section 6.

0x0828	7	6	5	4	3	2	1	0	
R/W	-	-	-	-	-	OUTPUT_MODE			

Reset Value 0x00

- 3b000: Mode A-B (=12bit signed data)
- 3b001: Mode A+B (=12bit unsigned data)
- 3b010: Mode Raw A
- 3b011: Mode Raw B
- 3b100: Mode Raw A & B

(other values are prohibited)

A full QVGA frame in Mode A-B looks like Figure 24. The default horizontal resolution is 320 pixels, except in Mode Raw A & B where two values per pixel (=640) will be read out.




Figure 24: A single MIPI Frame



7.4. HMAX & Frame Read-Out Time

The HMAX parameter represents a number of internal clock pulses needed for one data row transmission. This time includes the communication protocol overhead (like data headers and power stage transitions), but also the actual data payload. It is a fixed value dependent on the data output configuration (section 7.1) and the output mode (section 7.3), it cannot be modified during *video streaming*. Other configuration parameters, expressed in function of HMAX, need to be modified accordingly. (see section 7.4.1, 7.4.2 and 7.4.3)

0x0800	7	6	5	4	3	2	1	0
R/W	-	-			HMAX	[13:8]		
Reset Value	0x02							
0x0801	7	6	5	4	3	2	1	0
R/W	,			HMA				

Reset Value 0xB6

The time needed to read out a single phase is highly linked with the HMAX parameter, the corresponding read out time can be found in Table 22: HMAX.

Operation Mode	DATA_LANE_CONFIG	Communication Speed (Mbps)	HMAX	Single Phase Readout Time ¹ (ms)
		300	0x0878	2.45
		600	0x0450	1.25
	2	704	0x03B2	1.00
Mode A-B		800	0x0344	0.95
Mode A+B		960	0x02BE	0.80
Mode Raw A Mode Raw B		300	0x0560	1.56
	4	600	0x02C4	0.80
		704	0x02B6	0.79
		800	0x02B6	0.79
		960	0x02B6	0.79
		300	0x0E80	4.21
		600	0x0754	2.13
	2	704	0x0644	1.82
		800	0x0586	1.60
Mada Daw A 9 D		960	0x0514	1.47
Mode Raw A&B		300	0x0860	2.43
		600	0x0444	1.23
	4	704	0x03A8	1.06
		800	0x033A	0.94
		960	0x02B6	0.79

Table 22: HMAX

Note¹: Continuous wave time of flight typically uses 4 phases/quads to calculate a single distance image. These four snapshots are taken sequentially in time, which leads to the fact that any time delay between these images can contribute to motion blur, depending on the speed of the detected object. The time between the images is dominated by the sensor read out time. In order to minimize motion artefacts the read out time should be chosen as short as possible. The timing listed in this table are maximum values (in millisecond) for a single phase at full resolution (320x240 pixels). Reducing the image size (with ROI or binning) has a direct and positive impact on the read out time.

MLX75026 QVGA Time-of-Flight Sensor





<u>Important</u>: Different timing related registers are closely linked to the HMAX parameter. It's the user responsibility to update PLLSETUP, PRETIME & RANDNMO each time HMAX value is adjusted.

7.4.1. PLLSSETUP

0x4010	7	6	5	4	3	2	1	0
R/W				PLLS	ETUP			

Reset Value 0x5F

PLLSETUP is the time required for the *Timing Generator* block (see 2) to settle before each frame and it can be calculated as ROUNDUP $\left(\frac{503 \cdot 120}{HMAX} + 8\right)$

7.4.2. PRETIME

0x4015	7	6	5	4	3	2	1	0
R/W	-	-	-		P	RETIME [12:8	3]	
Reset Value 0x00								
0x4016	7	6	5	4	3	2	1	0
R/W				PRETIN	1E [7:0]			

Reset Value 0x0A

The PRETIME registers both incorporate the pixel reset timing before each integration time and the Px_PREHEAT / Px_PREMIX functionality. In case no Px_PREHEAT / Px_PREMIX is enabled the register value can be calculated as ROUNDUP $\left(\frac{50\cdot120}{HMAX}\right)$. In this case the timing register is only used for pixel reset timing. If Px_PREHEAT or Px_PREMIX is desired the register value should be calculated as described in section 7.12.

7.4.3. RANDNMO

0x5265	7	6	5	4	3	2	1	0
R/W	-	-			RANDNM	0 [21:16]		
Reset Value	0x00							
0x5266	7	6	5	4	3	2	1	0
R/W				RANDNI	/10 [15:8]			
Reset Value	0x1F							
0x5267	7	6	5	4	3	2	1	0
R/W	R/W RANDNM0 [7:0]							
Reset Value	0x2C							

RANDNM0 can be calculated as HMAX \cdot PRETIME - RANDNM7 - 2098 (RANDNM7 = 1070 with premix disabled, more information can be found in section 7.12)

PRELIMINARY DATASHEET



7.5. PARAM_HOLD

Each frame consists of multiple configuration parameters, controlled via a *slow* I²C interface. To avoid frame to frame data corruption when changing more than one parameter (like to modulation frequency or integration time) the user can enable *shadow* registers that temporarily store the updated values and apply all changes at once when the PARAM_HOLD bit is released.

0x0102	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	PARAM_HOLD

Reset Value 0x00

- 1b0: disable the shadow registers and update all registers at next TRIGGER pulse
- 1b1: enable the shadow registers

It is strongly recommended to use PARAM_HOLD for any register changes during video streaming.

7.6. USER_ID Register

A user programmable register, address 0x0824, will be read out in the first metadata line. This register, for example, can be used as an identifier for customer defined register maps. It is the user responsibility to program the USER_ID register, together with other register changes, during a single PARAM_HOLD period and after each phase it can be traced back which settings were used.

0x0824	7	6	5	4	3	2	1	0
R/W				USE	R ID			

Reset Value 0x00



7.7. Modulation Frequency

The modulation frequency can be set for each frame between 4 and 100 MHz in steps of 1 MHz. Changing this frequency is possible during data streaming by changing the registers listed below. When updating the modulation frequency it's advised to use PARAM_HOLD like explained in section 7.5.

Changing the modulation frequency requires a set of five register values to be updated consecutively.

			Modulation Frequency					
Registe Address			[100-75] MHz [50-38] MHz [20-19] MHz	[74-51] MHz [37-21] MHz [18-10] MHz	[9-5] MHz	4 MHz		
0x21BE	R/W	DIVSELPRE	0x00	0x01	0x02	0x03		

			Modulation Frequency			
Register Address			[100-51] MHz	[50-21] MHz	[20-4] MHz	
0x21BF	R/W	DIVSEL	0x00	0x01	0x02	

0x1048	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-		FMOD [10:8]	
Reset Value 0x00								
0x1049	7	6	5	4	3	2	1	0
R/W				FMOD	[7:0]			

Reset Value 0x50

FMOD[10:0] value is calculated as 2 DIVSELPRE+DIVSEL · Modulation Frequency

Example FMOD values:


- Modulation Frequency 100 MHz > FMOD = 100 = 0x64
- Modulation Frequency 80 MHz > FMOD = 80 = 0x50
- Modulation Frequency 40 MHz > FMOD = 80 = 0x50
- Modulation Frequency 20 MHz > FMOD = 80 = 0x50

Register Address		500 ≤ FMOD ·8 < 900	$900 \le \text{FMOD} \cdot 8 \le 1200$
0x104B	R/W	0x02	0x00



7.8. Frame Structure & Frame Rate

To reconstruct a 3D point cloud or a distance image based on indirect Time of Flight technology the sensor usually captures the phase interval for at least four sequential measurements, each called a phase. Each frame (or distance frame) can have up to eight individual phases configured (see section 7.11).



In continuous operating mode the system frame rate can be calculated as $\frac{1\,000\,000}{Frame\,length\,(in\,\mu s)}$

Frame length (in
$$\mu$$
s) = $\frac{\text{FRAME_STARTUP}*\text{HMAX}}{120} + \frac{\text{PLLSETUP}*\text{HMAX}}{120} + \text{FRAME_TIME}$ (in μ s) (eq.1)

• FRAME_TIME (in
$$\mu$$
s) = PHASE_COUNT * Phase length (in μ s) (eq.2a)

or

FRAME_TIME (in
$$\mu$$
s) = $\frac{\text{FRAME_TIME} \cdot \text{HMAX}}{120}$ (only if an optional wait time is defined) (eq.2b)

Phase length (in μs) =

$$\left(\begin{array}{l} \text{PRETIME} + \ \frac{\text{Px_INTEGRATION}}{\text{HMAX}} + 15 + \ (\text{ROI_ROW_END} - \text{ROI_ROW_START}) + \ \text{Px_PHASE_IDLE} \, \right) * \frac{\text{HMAX}}{120} \\ \left(\text{eq.3} \right) \end{array}$$

In software or hardware triggered mode the frame rate is controlled by the microcontroller. Note that in continuous mode the FRAME_TIME register must be set according to section 7.10, either by selecting a timing according to eq. 2a or eq. 2b.



7.9. FRAME_STARTUP

The frame start-up time is the time between a TRIGGER pulse and the start of the first phase acquisition. It can be used to synchronize multiple TOF systems and avoid optical interference.

0x21D4	7	6	5	4	3	2	1	0		
R/W FRAME_STARTUP [15:8]										
Reset Value 0x00										
0x21D5	7	6	5	4	3	2	1	0		
R/W	FRAME_STARTUP [7:0]									

Reset Value 0x00

The register value can be calculated as $\frac{\text{start up time (in }\mu\text{s)} \cdot 120}{\text{HMAX}}$

7.10. FRAME_TIME

The minimum length of a frame is dominated by the individual phase configurations. Programming a FRAME_TIME longer than the minimum time needed to capture all phases adds an additional wait time. This is convenient to achieve a fixed distance frame rate in continuous operating mode.

Register Address		Register Name	Default Value
0x2108	R/W	FRAME_TIME [31:24]	0x00
0x2109	R/W	FRAME_TIME [23:16]	0x00
0x210A	R/W	FRAME_TIME [15:8]	0x00
0x210B	R/W	FRAME_TIME [7:0]	0x00

Table 23: Frame time

The register value can be calculated as $\frac{\text{Frame Time } (\text{in } \mu \text{s}) \cdot 120}{\text{HMAY}}$

7.11. PHASE COUNT

It is possible to define up to eight raw phases in a single frame for more complex acquisition schemes. The amount of phases inside a frame has to be programmed into PHASE_COUNT.

0x21E8	7	6	5	4	3	2	1	0
R/W	-	-	-	_		PHASE_	COUNT	

Reset Value 0x04

- 4b0001: Phase 1 enabled
- 4b0010: Phase 1 2 enabled
- 4b0011: Phase 1 3 enabled
- 4b0100: Phase 1 4 enabled
- 4b0101: Phase 1 5 enabled
- 4b0110: Phase 1 6 enabled
- 4b0111: Phase 1 7 enabled
- 4b1000: Phase 1 8 enabled

(other values are prohibited)



7.12. Px PREHEAT, Px PREMIX

It is important that the illumination signal per phase is constant because any inconsistency across the different raw phases will lead to a distance measurement error. Spikes, visible in the optical illumination signal, due to temperature effects in the first microseconds of an integration period can cause such non constant behaviour. This can be avoided by preheating the illumination signal per phase, known as PX PREHEAT and it can be enabled or disabled for each of the phases individually.

0x21C0	7	6	5	4	3	2	1	0
R/W	P7_	P6_	P5_	P4_	P3_	P2_	P1_	PO_
	PREHEAT							

Reset Value 0x00

1b0: preheat off 1b1: preheat on

Although the measurement error is small on application level, similar effects can arise from the pixel/sensor side, for that reason it is also possible to enable a Px PREMIX time. This is the time the sensor will start integrating before the illumination control signal is enabled. Please note that during this time light will already be accumulated which can lead to faster pixel saturation during integration time. It is advised to keep Px_PREMIX disabled.

0x21C2	7	6	5	4	3	2	1	0
D /\\/	P7_	P6_	P5_	P4_	P3_	P2_	P1_	P0_
R/W	PREMIX							

Reset Value 0x00

1b0: premixing off

1b1: premixing on

Both PREHEAT and PREMIX use the same internal timing. The register linked incorporates also pixel reset time, thus if no PREHEAT / PREMIX is used the register amounts to the value of the calculations as described in section 7.4.2. To calculate the register value:

PRETIME =
$$ROUNDUP(\frac{(PREHEAT \text{ or } PREMIX(in } \mu s)^*120)}{HMAX}) + 5 (in A&B mode)$$

PRETIME =
$$ROUNDUP(\frac{\text{HMAX}}{\text{HMAX}}) + 5 \text{ (in A&B mode)}$$

PRETIME = $ROUNDUP(\frac{\text{(PREHEAT or PREMIX(in } \mu s)*120 \text{)}}{\text{HMAX}}) + 9 \text{ (in any other mode)}$

Note : $(ROUNDUP \xrightarrow{(PRETIME(in \mu s)*120)}) + Px_INTEGRATION should not exceed 1ms.$ HMAX

Note: PRETIME should always be larger than 11.13us.

0x4015	7	6	5	4	3	2	1	0			
R/W	-	-	-	PRETIME[12:8]							
Reset Value 0x00											
0x4016	7	6	5	4	3	2	1	0			
R/W	PRETIME[7:0]										

Reset Value 0x0A

Note: Both PREHEAT and PREMIX will increase the system power consumption.





When enabling premixing the following registers have to be updated. Note that they are not allowed no change during video streaming.

0x5281	7	6	5	4	3	2	1	0				
R/W	-	-			RANDNM	7 [21:16]						
Reset Value	0x00											
0x5282	7	6	5	4	3	2	1	0				
R/W	,				 И7 [15:8]			U				
-				KANDINI	117 [13.0]							
Reset Value	0x05											
0x5283	7	6	5	4	3	2	1	0				
R/W	RANDNM7 [7:0]											
Reset Value	0x55											
RANDNMZ	ran he calcu	lated as: 1070) _ HMAY. DC	NUNDUD (PRETIN	ME(in μs)-11,13 HMAX	20)						
IVAINDINIVI7	can be calcu	nateu as. 1070) + IIWIAA · KC	JONDOF (HMAX	.0)						
0x5265	7	6	5	4	3	2	1	0				
R/W	-	-			RANDNM	0 [21:16]						
Reset Value	0x00											
0x5266	7	6	5	4	3	•	1					
R/W	RANDNM0 [15:8]											
				-		2		0				
Reset Value	0x1F			-			1	0				
Reset Value	0x1F			-			1	0				
Reset Value 0x5267	0x1F		5	-		2		0				
		6	5	RANDNN 4	/10 [15:8]		1	-				

RANDNM0 can be calculated as HMAX \cdot PRETIME - RANDNM7 - 2098



7.13. Px_INTEGRATION

The integration time is configurable for each phase individually and set by units of HMAX. When updating the registers it's advised to use PARAM HOLD like explained in section 7.5.

The next boundary conditions have to be taken into account:

- $\frac{\text{HMAX}}{120} \mu \text{s} < \text{integration time} < 1 \text{ms}$
- in steps of $\frac{\text{HMAX}}{120} \, \mu \text{s}$
- $\frac{\text{Total IntegrationTime}}{\text{Total Frame Time}} = \frac{\sum_{x=0}^{7} \text{Px_INTEGRATION} + \text{PRETIME}}{\text{Total FRAME_TIME}} < 0.4$

The value of registers Px_INTEGRATION can be calculated as $ROUNDUP\left(\frac{Integration\ Time\ (in\ \mu s)\cdot 120}{HMAX}\right)\cdot HMAX$


Register		.	Default
Address		Register Name	Value
0x2120	R/W	PO_INTEGRATION [31:24]	0x00
0x2121	R/W	PO_INTEGRATION [23:16]	0x01
0x2122	R/W	PO_INTEGRATION [15:8]	0xD4
0x2123	R/W	PO_INTEGRATION [7:0]	0xC0
0x2124	R/W	P1_INTEGRATION [31:24]	0x00
0x2125	R/W	P1_INTEGRATION [23:16]	0x01
0x2126	R/W	P1_INTEGRATION [15:8]	0xD4
0x2127	R/W	P1_INTEGRATION [7:0]	0xC0
0x2128	R/W	P2_INTEGRATION [31:24]	0x00
0x2129	R/W	P2_INTEGRATION [23:16]	0x01
0x212A	R/W	P2_INTEGRATION [15:8]	0xD4
0x212B	R/W	P2_INTEGRATION [7:0]	0xC0
0x212C	R/W	P3_INTEGRATION [31:24]	0x00
0x212D	R/W	P3_INTEGRATION [23:16]	0x01
0x212E	R/W	P3_INTEGRATION [15:8]	0xD4
0x212F	R/W	P3_INTEGRATION [7:0]	0xC0
0x2130	R/W	P4_INTEGRATION [31:24]	0x00
0x2131	R/W	P4_INTEGRATION [23:16]	0x01
0x2132	R/W	P4_INTEGRATION [15:8]	0xD4
0x2133	R/W	P4_INTEGRATION [7:0]	0xC0
0x2134	R/W	P5_INTEGRATION [31:24]	0x00
0x2135	R/W	P5_INTEGRATION [23:16]	0x01
0x2136	R/W	P5_INTEGRATION [15:8]	0xD4
0x2137	R/W	P5_INTEGRATION [7:0]	0xC0
0x2138	R/W	P6_INTEGRATION [31:24]	0x00
0x2139	R/W	P6_INTEGRATION [23:16]	0x01
0x213A	R/W	P6_INTEGRATION [15:8]	0xD4
0x213B	R/W	P6_INTEGRATION [7:0]	0xC0
0x213C	R/W	P7_INTEGRATION [31:24]	0x00
0x213D	R/W	P7_INTEGRATION [23:16]	0x01
0x213E	R/W	P7_INTEGRATION [15:8]	0xD4
0x213F	R/W	P7_INTEGRATION [7:0]	0xC0

Table 24: Integration registers




7.14. Px_PHASE_SHIFT

The phase shift difference between the internal modulation signal (towards the pixels) and the external illumination control signal can be set for each phase independently in steps of 45deg. This phase shift can be calculated as 360 * Px_PHASE_SHIFT / 8.



Reset Value 0x00



The illumination signal towards the pixels is used as reference by default and the modulation signal towards the pixels (LEDP/LEDN) is shifted in phase. This reference signal can be selected.

0x4EA0	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	MODREF

Reset Value 0x00

- 1b0: illumination signal is used as reference, internal modulation signal is shifted in phase
- 1b1: internal modulation signal is used as reference, illumination signal is shifted in phase



7.15. Px_PHASE_IDLE (or V-blanking)

An artificial idle time (wait time or V-blanking) between 2 subsequent phases can be configured. This function negatively impacts the system motion robustness (= the ability to measure fast moving objects), but it can be used for compatibility with certain microcontrollers.


Phase idle time (in ms) can be calculated as $\frac{Px_PHASE_IDLE \cdot HMAX}{120 \cdot 10^3}$

Register Address		Register Name	Default Value
0x21C8	R/W	P0_PHASE_IDLE*	0x05
0x21C9	R/W	P1_PHASE_IDLE*	0x05
0x21CA	R/W	P2_PHASE_IDLE*	0x05
0x21CB	R/W	P3_PHASE_IDLE*	0x05
0x21CC	R/W	P4_PHASE_IDLE*	0x05
0x21CD	R/W	P5_PHASE_IDLE*	0x05
0x21CE	R/W	P6_PHASE_IDLE*	0x05
0x21CF	R/W	P7_PHASE_IDLE*	0x05

Table 25: Phase idle registers

7.16. Px_LEDEN

Enable or disable the LEDEN pulse(s). This pulse starts $^{\sim}55\mu s$ before the integration time and ends $^{\sim}14\mu s$ after the integration time. It can be used as an extra control signal for the illumination (for example enable/disable the PSU) or to disable any significant external noise influencers during the integration time & pixel readout time. It can be enabled or disabled for each of the phases individually. The electrical pulse toggles between GND and VIF.





Reset Value 0x00


- 1b0: LEDEN pulse disabled
- 1b1: LEDEN pulse enabled

^{*} Values outside [0x05 - 0xFF] are prohibited



7.17. Px_DMIX0, Px_DMIX1 & Px_STATIC_LED

The patented Depthsense® pixel design includes 2 internal digital control signals, DMIX0 & DMIX1, that actively forces a guiding field inside the pixel and thus drives, by light photons generated, electrons either to pixel tap A or pixel tap B. In normal operating conditions these signals are modulating during Px_INTEGRATION, but for prototype purposes (or system debugging) it is possible to define their internal behaviour.





7.18. Analog Delay Setting

MLX75026 features the possibility to adjust the timing between the illumination and internal mixing signals.

This delay is analogue and thus subject to process and temperature variation.


It can be modified according to three different accuracies.

- Coarse delay: modulation frequency dependent (f.e. 1.56ns/step @ 40MHz, 1.25ns/step @ 100MHz)
- Fine delay: ~75ps/step
- Super fine delay: ~20ps/step

The total delay is the sum of delay generated by each individual setting.

The fine delay cannot exceed the delay of a single coarse step.


The super fine delay cannot exceed a fine delay step (75ps).



To set the registers accordingly determine the total required delay and start by setting the coarse delay register followed by the fine and super fine register.

7.18.1. Coarse Delay

Coarse delay covers up to one modulation period and has the lowest accuracy.



The amount of available steps in one period depends on the modulation frequency:

Modulation Frequency	N
4 to 20 MHz	32
21 to 50 MHz	16
51 to 100 MHz	8

The highest possible amount of delay steps per modulation frequency is N-1.

PRELIMINARY DATASHEET



To calculate the coarse delay register setting:

$$ADELAY_COARSE = FLOOR\left(\frac{TOTAL\ DELAY\ (s)}{\left(\frac{1}{FMOD*N}\right)}\right)\ with\ ADELAY_COARSE\ \le N-1$$

The coarse setting can be set using the following 8-bit register:

0x201C	7	6	5	4	3	2	1	0	
R/W					ADELAY_COA	RSE ¹			

Note ¹: The maximum register value cannot exceed N-1.

The delay generated by the coarse setting is the following:

$$COARSE\ DELAY\ (s) = \frac{ADELAY_COARSE}{FMOD * N}$$

This will be lower than the total required delay, the remaining delay to add by the fine or super fine setting is:

FINE DELAY TO ADD
$$(s) = TOTAL DELAY (s) - COARSE DELAY (s)$$

7.18.2. Fine Delay

The fine delay step size is around 75ps and should max. cover up to one step of coarse delay. (only possible for modulation frequencies above 5 MHz).

To calculate the fine setting:

ADELAY_FINE = FLOOR
$$\left(\frac{FINE\ DELAY\ TO\ ADD\ (s)}{75*10^{-16}}\right)$$
, with #ADELAY_FINE < 72

The fine setting can be set using the following 8-bit register:

0x201D	7	6	5	4	3	2	1	0	
R/W					ADELAY_I	FINE ¹			

Note ¹: The maximum register value cannot exceed 71 and the total fine delay cannot be longer than the coarse delay.

The delay generated by the fine setting is the following:

FINE DELAY (s) = ADELAY_FINE *
$$75 * 10^{-16}$$

As with the coarse delay it will be lower than the *fine delay to add*, the remaining delay to add by super fine is:

SFINE DELAY TO ADD
$$(s) = FINE DELAY TO ADD(s) - FINE DELAY(s)$$

PRELIMINARY DATASHEET



7.18.3. Super Fine

The super fine delay step size is 20ps and can cover up to one step of fine delay.

To calculate the super fine register setting:

$$ADELAY_SFINE = FLOOR\left(\frac{SFINE\ DELAY\ TO\ ADD\ (s)}{20*10^{-16}}\right), \qquad \text{with $\#$ADELAY_SFINE} < 4$$

The super fine setting can be set using the following 8-bit register:

0x201E	7	6	5	4	3	2	1	0	
R/W				AD	ELAY_SFINE1				

Note ¹: The maximum register value cannot exceed 3.

The delay generated by the fine setting is the following:

SFINE DELAY (s) = ADELAY_SFINE *
$$20 * 10^{-16}$$

As with coarse and super fine the delay added by the super fine setting can be lower than required. In some cases, setting a delay higher than required can result in a closer match.

7.19. Pixel Binning

Pixel binning is a technique to combine individual pixels together to create a set of *superpixels*. In binning mode, each pixel is read-out separately but is recombined digitally with its neighbouring pixels inside the sensor to increase the SNR (signal-to-noise ratio) and to decrease the data processing & bandwidth towards the microcontroller. There's no beneficial effect on the total read-out time (= no impact on motion robustness) as each pixel still has to be read out individually. The noise from the pixels is dominated by the photon shot noise according to a Poisson distribution, with a SNR in binning mode proven to increase with: $\sqrt{< \text{number of binned pixels} >}$.

0x14A5	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	BINNING	G_MODE

Reset Value 0x00

- 2b00: no binning (= QVGA resolution, 320x240 pixels)
- 2b01: 2x2 binning (= QQVGA resolution, 160x120 pixels)
- 2b10: 4x4 binning (= QQQVGA resolution, 80x60 pixels)
- 2b11: 8x8 binning (= QQQQVGA resolution, 40x30 pixels)



7.20. Region of Interest (ROI)

Not all applications require the full QVGA (320x240) pixel information. To reduce the total frame readout time, the data processing (or bandwidth) and power consumption it is possible to select only a subset of pixels eligible for readout, also known as a region of interest (ROI). Rows have to be read-out in multiples of 2.




Figure 25: Region of Interest Settings

<u>Note</u>: Changing registers IMG_ORIENTATION_H or IMG_ORIENTATION_V (from section 7.20) also requires the user to reverse the applicable ROI registers for the same region to be readout.

Register Address ¹	Register Name	Calculated Register Value
0x0804 [5:0]	ROI_COL_START [13:8]	x1+1
0x0805	ROI_COL_START [7:0]	XI+I
0x0806 [1:0]	ROI_COL_WIDTH [9:8]	x2 - x1 + 1
0x0807	ROI_COL_WIDTH [7:0]	X2 - X1 + 1
0x0808 [0]	ROI_ROW_START [8]	(1 1) / 2
0x0809	ROI_ROW_START [7:0]	(y1 – 1) / 2
0x080A [0]	ROI_ROW_END [8]	v2 / 2 ± 1
0x080B	ROI_ROW_END [7:0]	y2 / 2 + 1

Table 26: Binning registers

When defining the ROI region there is a list of minimum requirements that have to be taken into account: Y1 should be uneven while Y2 is even. The ROI also depends on the binning used.


Binning	Minimum ROI	Min. Column Increment x1,x2	Min. Row Increment y1,y2
x1	8 x 2	multiple of 4	multiple of 2
x2	16 x 2	multiple of 8	multiple of 2
x4	32 x 4	multiple of 16	multiple of 4
x8	64 x 8	multiple of 32	multiple of 8



7.21. Flip & Mirror

The physical sensor orientation on a PCB does not always match with application requirements or with a visually attractive picture for the user. For that reason, the images can be vertically flipped and/or horizontally mirrored before they are outputted via the video output interface.

The default read out position starting at pixel 1, like visualized in section 4.1, already inverts the image both vertically & horizontally to compensate for the sensor optics/lens behaviour.



7.22. Temperature Sensor

The internal junction temperature sensor information is available as a register value (or can be found inside the MetaData). The temperature is read right after the integration time and just before the frame readout period like shown in 7.8. It is only valid after a first phase acquisition with an absolute accuracy of ± 7 °C @ - ± 40 °C, ± 5 °C @ ± 6 °C @ ± 25 °C.



Temperature [in °C] = TEMP_VALUE - 40



7.23. Pixel & Phase Statistics

MLX75026 monitors each raw tap A and tap B value separately. Statistics are gathered when either of the two taps exceeds their minimum or maximum threshold. Feedback is provided as a single bit error flag or generic pixel error code via the metadata (or via I²C). This data can be used as indicator to warn for pixel saturation or extreme low light conditions. The total amount of erroneous pixels violating their thresholds can be found in Px_ERRORCOUNTLOW or Px_ERRORCOUNTHIGH registers for each phase.

0x1433 ¹	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	STATS_EN

Reset Value 0x01

1b0: statistics disabled1b1: statistics enabled

Note¹: 0x1433 is set to zero in the 6.2 Initialisation Register Map

0x14BB	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-	-	-	STATS_MODE

Reset Value 0x00

1b0: pixel error flag enabled




Figure 26: Pixel error flag

1b1: pixel error code enabled

The pixel error code is only available for output mode A-B and A+B as shown in Table 27. Please note the pixel error flag replaces the pixel MSB.

Data Output Mode	STATS_EN = 0	STATS_	_EN = 1
		STATS_MODE = 0 (Error flag enabled)	STATS_MODE = 1 (Error code enabled)
A-B	[11:0] = pixel data (signed)	[11] = error flag [10:0] = pixel data (signed)	[11:0] = pixel data (signed) or 0x800 (= error code)
A+B	[11:0] = pixel data (unsigned)	[11] = error flag [10:0] = pixel data	[11:0] = pixel data (unsigned) or 0xFFF (= error code)
A B A&B	[11] = 0 [10:0] = pixel data	[11] = error flag [10:0] = pixel data	[11] = 0 [10:0] = pixel data

Table 27: Register Table for Error Info





The minimum threshold for each tap is defined in Px_LOWER_LIMIT.

Register Address		Register Name	Default Value
0x1434	R/W	P0_LOWER_LIMIT [10:8]	0x00
0x1435	R/W	P0_LOWER_LIMIT [7:0]	0x00
0x1436	R/W	P1_LOWER_LIMIT [10:8]	0x00
0x1437	R/W	P1_LOWER_LIMIT [7:0]	0x00
0x1438	R/W	P2_LOWER_LIMIT [10:8]	0x00
0x1439	R/W	P2_LOWER_LIMIT [7:0]	0x00
0x143A	R/W	P3_LOWER_LIMIT [10:8]	0x00
0x143B	R/W	P3_LOWER_LIMIT [7:0]	0x00
0x143C	R/W	P4_LOWER_LIMIT [10:8]	0x00
0x143D	R/W	P4_LOWER_LIMIT [7:0]	0x00
0x143E	R/W	P5_LOWER_LIMIT [10:8]	0x00
0x143F	R/W	P5_LOWER_LIMIT [7:0]	0x00
0x1440	R/W	P6_LOWER_LIMIT [10:8]	0x00
0x1441	R/W	P6_LOWER_LIMIT [7:0]	0x00
0x1442	R/W	P7_LOWER_LIMIT [10:8]	0x00
0x1443	R/W	P7_LOWER_LIMIT [7:0]	0x00

Table 28: Px_LOWER_LIMIT

The maximum threshold for each tap is defined in Px_UPPER_LIMIT.

Register Address		Register Name	Default Value
0x1448	R/W	PO_UPPER_LIMIT [10:8]	0x00
0x1449	R/W	PO_UPPER_LIMIT [7:0]	0x00
0x144A	R/W	P1_UPPER_LIMIT [10:8]	0x00
0x144B	R/W	P1_UPPER_LIMIT [7:0]	0x00
0x144C	R/W	P2_UPPER_LIMIT [10:8]	0x00
0x144D	R/W	P2_UPPER_LIMIT [7:0]	0x00
0x144E	R/W	P3_UPPER_LIMIT [10:8]	0x00
0x144F	R/W	P3_UPPER_LIMIT [7:0]	0x00
0x1450	R/W	P4_UPPER_LIMIT [10:8]	0x00
0x1451	R/W	P4_UPPER_LIMIT [7:0]	0x00
0x1452	R/W	P5_UPPER_LIMIT [10:8]	0x00
0x1453	R/W	P5_UPPER_LIMIT [7:0]	0x00
0x1454	R/W	P6_UPPER_LIMIT [10:8]	0x00
0x1455	R/W	P6_UPPER_LIMIT [7:0]	0x00
0x1456	R/W	P7_UPPER_LIMIT [10:8]	0x00
0x1457	R/W	P7_UPPER_LIMIT [7:0]	0x00

Table 29: Px_UPPER_LIMIT





The total amount of pixels that violate their limit can be read in separate registers:

Register Address		Register Name	Default Value
0x145D [3:0]	R/W	P0_ERRCOUNTLOW [19:16]	0x00
0x145E	R/W	PO_ERRCOUNTLOW [15:8]	0x00
0x145F	R/W	PO_ERRCOUNTLOW [7:0]	0x00
0x1461 [3:0]	R/W	P1_ERRCOUNTLOW [19:16]	0x00
0x1462	R/W	P1_ERRCOUNTLOW [15:8]	0x00
0x1463	R/W	P1_ERRCOUNTLOW [7:0]	0x00
0x1465 [3:0]	R/W	P2_ERRCOUNTLOW [19:16]	0x00
0x1466	R/W	P2_ERRCOUNTLOW [15:8]	0x00
0x1467	R/W	P2_ERRCOUNTLOW [7:0]	0x00
0x1469 [3:0]	R/W	P3_ERRCOUNTLOW [19:16]	0x00
0x146A	R/W	P3_ERRCOUNTLOW [15:8]	0x00
0x146B	R/W	P3_ERRCOUNTLOW [7:0]	0x00
0x146D [3:0]	R/W	P4_ERRCOUNTLOW [19:16]	0x00
0x146E	R/W	P4_ERRCOUNTLOW [15:8]	0x00
0x146F	R/W	P4_ERRCOUNTLOW [7:0]	0x00
0x1471 [3:0]	R/W	P5_ERRCOUNTLOW [19:16]	0x00
0x1472	R/W	P5_ERRCOUNTLOW [15:8]	0x00
0x1473	R/W	P5_ERRCOUNTLOW [7:0]	0x00
0x1475 [3:0]	R/W	P6_ERRCOUNTLOW [19:16]	0x00
0x1476	R/W	P6_ERRCOUNTLOW [15:8]	0x00
0x1477	R/W	P6_ERRCOUNTLOW [7:0]	0x00
0x1479 [3:0]	R/W	P7_ERRCOUNTLOW [19:16]	0x00
0x147A	R/W	P7_ERRCOUNTLOW [15:8]	0x00
0x147B	R/W	P7_ERRCOUNTLOW [7:0]	0x00

Table 30: Total Pixel count Px_LOWER_LIMIT

Register Address		Register Name	Default Value
0x1481 [3:0]	R/W	PO_ERRCOUNTHIGH [19:16]	0x00
0x1482	R/W	PO_ERRCOUNTHIGH [15:8]	0x00
0x1483	R/W	P0_ERRCOUNTHIGH [7:0]	0x00
0x1485 [3:0]	R/W	P1_ERRCOUNTHIGH [19:16]	0x00
0x1486	R/W	P1_ERRCOUNTHIGH [15:8]	0x00
0x1487	R/W	P1_ERRCOUNTHIGH [7:0]	0x00
0x1489 [3:0]	R/W	P2_ERRCOUNTHIGH [19:16]	0x00
0x148A	R/W	P2_ERRCOUNTHIGH [15:8]	0x00
0x148B	R/W	P2_ERRCOUNTHIGH [7:0]	0x00
0x148D [3:0]	R/W	P3_ERRCOUNTHIGH [19:16]	0x00
0x148E	R/W	P3_ERRCOUNTHIGH [15:8]	0x00
0x148F	R/W	P3_ERRCOUNTHIGH [7:0]	0x00
0x1491 [3:0]	R/W	P4_ERRCOUNTHIGH [19:16]	0x00
0x1492	R/W	P4_ERRCOUNTHIGH [15:8]	0x00
0x1493	R/W	P4_ERRCOUNTHIGH [7:0]	0x00
0x1495 [3:0]	R/W	P5_ERRCOUNTHIGH [19:16]	0x00
0x1496	R/W	P5_ERRCOUNTHIGH [15:8]	0x00
0x1497	R/W	P5_ERRCOUNTHIGH [7:0]	0x00
0x1499 [3:0]	R/W	P6_ERRCOUNTHIGH [19:16]	0x00
0x149A	R/W	P6_ERRCOUNTHIGH [15:8]	0x00
0x149B	R/W	P6_ERRCOUNTHIGH [7:0]	0x00

PRELIMINARY DATASHEET




0x149D [3:0]	R/W	P7_ERRCOUNTHIGH [19:16]	0x00
0x149E	R/W	P7_ERRCOUNTHIGH [15:8]	0x00
0x149F	R/W	P7_ERRCOUNTHIGH [7:0]	0x00

Table 31: Total Pixel count Px_UPPER_LIMIT

7.24. PN9 Test Pattern

MLX75026 has a built-in test pattern to verify the MIPI connectivity. This can be used for debugging purposes, but also as live diagnostic. The pattern is a pseudorandom code generated using a nine stage shift register.



At t_0 each shift register is pre-loaded with one. At every clock pulse the register shifts and the first stage input is replaced with the exclusive disjunction (EXOR operation) from bit 4 and 9. The output stream of register no.9 is recombined into an 8bit word. This sequence generates 512 unique values and will repeat itself.

								N	ИSВ							LSB	
						X	9 >	1	1	1	1	1	1	1	1	1	t_0
					X	9 >	0	1	1	1	1	1	1	1	1	1	t_1
				X	9 >	0	0	1	1	1	1	1	1	1	1	1	t_2
			X	9 >	0	0	0	1	1	1	1	1	1	1	1	1	
		X	9 >	0	0	0	0	1	1	1	1	1	1	1	1	1	
	X	9 >	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
×	9 >	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ≽	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 1 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 1 1 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	
x9 ➤ 0 1 1 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	t_{x-2}
x9 ➤ 0 0 1 1 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	t_{x-1}
x9 > 0 0 0 1 1 1 0 1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	t _x
1 D		E					1			F	=			F	=		

Recombining this example bitstream into a single MIPI package, like explained in section 5.2.2, becomes 0xFFE11D, which translates into the first two pixels values 0xFFD (4093) and 0xE11 (3601). The bitstream of the next 2 pixels gives 0x85ED9A, which corresponds to a MIPI package of 0x9AED85, representing two pixel values 0x9A5 (2469) and 0xED8 (3800),

The test pattern is independent of the pixel values and output mode but is visually different for mode A&B.

To enable the test pattern, please follow this register sequence:

- Register 0x1405 > value 0x00
- Register 0x1406 > value 0x04
- Register 0x1407 > value 0x01

To disable the test pattern:

Register 0x1407 > value 0x00




Figure 27: Visual representation of PN9 Test Pattern



7.25. Duty Cycle Adjustment


It is possible to adjust the duty cycle of the illumination signals (LEDP, LEDN). The default duty cycle is 50%, but it can be optimized to compensate certain driver effects. The adjustment is controlled by analogue circuitry in 16 delay steps (on the rising or falling edge of the light pulses). Each step is typically 500ps, but the absolute delay time is affected by process & temperature variation.

0x4E9E	7	6	5	4	3	2	1	0
R/W	-	-	-	-	-		DUTY_CY	CLE

Reset Value 0x00

- 2b00: no duty cycle correction (= disabled)
- 2b01: time delay on the falling edge (= increased duty cycle)
- 2b10: time delay on the rising edge (= decreased duty cycle)

(other values are prohibited)



Reset Value 0x00

The total delay (of the rising and falling edge) = DUTY_CYCLE_VALUE \cdot 500 ps (typical value)

Since the step size has an absolute value the duty cycle limits are affected by the modulation frequency. It's the user responsibility to stay within min. & max. limits to avoid illumination hardware failure.




Figure 28: Modulation frequency versus allowed duty cycle


This graph for example shows that the duty cycle at 40 MHz can be changed between 20 & 80 %.

PRELIMINARY DATASHEET



7.26. Illumination Signal (subLVDS or CMOS)

The illumination signal is available as differential signal (subLVDS) or as single ended pulses (CMOS). It is suggested to apply changes to this hardware configuration during the *Software Standby* mode.



Reset Value 0x01

- 1b0: CMOS mode (LEDP = LEDN)
- 1b1: subLVDS mode (LEDP positive, LEDN negative)

Important Note: We strongly recommend to use subLVDS mode for an ultimate sunlight performance. For more detailed information, please contact us directly.

8. MetaData Description

MetaData or embedded data is available on two lines after the normal pixel data. These lines can be enabled via EN_META in register 0x3C18. Each line features 132 unique values.

0x3C18	7	6	5	4	3	2	1	0
R/W	-	-	_	-	_	-	EN_N	META

Reset Value 0x02

- 2b00: no metadata lines enabled
- 2b01: first metadata line (line #1) enabled
- 2b10: first & second metadata lines (line #1 and line #2) enabled

(other values are prohibited)

The length of the MetaData lines can be controlled via META_LENGTH in register 0x2COC and 0x2COD. Increasing the length beyond 132 will pad the data with dummy pixels.

0x2C0C	7	6	5	4	3	2	1	0			
R/W	META_LENGTH[10:3]										
L											
0x2C0D	7	6	5	4	3	2	1	0			
R/W	ME	TA_LENGTH[2:0]	-	-	-	-	-			

The value of META_LENGTH represents the numbers of pixels outputted over MIPI.

Using for example 320 pixels MetaData:

0x2C0C : 0x280x2C0D : 0x00

PRELIMINARY DATASHEET



Line	Pixel	Description
#1	E000	0x0A (= fixed value)
#1	E042	IMG_ORIENTATION_V
#1	E044	IMG_ORIENTATION_H
#1	E058	USER_ID
#1	E062	OUTPUT_MODE
#1	E068	DATA_LANE_CONFIG
#1	E078	[11:4] TEMP_VALUE [3] 1b0 (= fixed value) [2] 1b1 (= fixed value) [1] 1b0 (= fixed value) [0] 1b1 (= fixed value)
#1	E082	BINNING_MODE
#1	E096	DIVSEL
#1	E098	DIVSELPRE
#1	E127	End of Data 0x07
#1	E128	End of Data 0x07
#1	E129	End of Data 0x07
#1	E130	End of Data 0x07
#1	E131	End of Data 0x07

Line	Pixel	Description
#2	E050	ERRCOUNTLOW [19:16]
#2	E052	ERRCOUNTLOW [15:8]
#2	E054	ERRCOUNTLOW [7:0]
#2	E058	ERRCOUNTHIGH [19:16]
#2	E060	ERRCOUNTHIGH [15:8]
#2	E062	ERRCOUNTHIGH [7:0]
#2	E090	FRAME_COUNT (= frame counter)
#2	E096	PHASE_COUNT (= number of phase inside a frame)
#2	E127	End of Data 0x07
#2	E128	End of Data 0x07
#2	E129	End of Data 0x07
#2	E130	End of Data 0x07
#2	E131	End of Data 0x07

RAW12 output example (assuming single data lane configuration):



The data in each line is composed of a tag, data & dummy byte.

Each uneven pixel (E001, E003, E005, \dots) is an embedded data line tag.


PH 0x0A	Tag 0x55	Data 7	<i>Tag</i> 0x55	Data	Tag	0x55	Data		Tag	0x55	Data	Tag	0x55	Data	Tag	0x55	Data	Tag	0x55	PF
---------	----------	--------	-----------------	------	-----	------	------	--	-----	------	------	-----	------	------	-----	------	------	-----	------	----

Tag values are listed below:

Tag	Data Byte Description
0x00	Illegal tag, if found treat as End of Data
0x07	End of Data
0xAA	CCI register Index MSB [15:8]
0xA5	CCI register Index LSB [7:0]
0x5A	Auto increment the CCI index after the data byte – valid data
	(Data byte contains valid CC register data)
0x55	Auto increment the CCI index after the data byte – null data.
	(A CCI register does NOT exist for the current CCI index, the data byte value is 0x07)
0xFF	Illegal tag, if found treat as End of Data



8.1. Embedded Data Format in 4 Lane MIPI Configuration



8.2. Embedded Data Format in 2 Lane MIPI Configuration





9. Distance & Amplitude Calculation

The distance data per pixel [in mm] can be calculated with the following formulas:

```
p0 = TwoComp MKO(phase0);
p180 = TwoComp MKO(phase180);
p90 = TwoComp MKO(phase90);
p270 = TwoComp MKO(phase270);
I = p0 - p180;
Q = p270 - p90; %When <math>0x4EA0 = 0x01
ampData = sqrt(I.^2 + Q.^2);
if(Q>=0)
    Phase ATAN = atan2(Q, I); %ATAN2 gives results [-pi pi]
    Phase ATAN = atan2(Q, I)+2*pi; %ATAN2 gives results [-pi pi]
unAmbiguousRange = 0.5*299792458/ModF*1000;
coef rad = unAmbiguousRange / (2*pi);
distData = (Phase+pi) * coef rad;
while sum(distData(distData<0)) ~= 0</pre>
    distData(distData<0) = distData(distData<0) + unAmbiguousRange;</pre>
end
```

Figure 29: Example Matlab code of the raw to distance data calculation

- phase0, phase180, phase90, phase270 are the raw A-B frames from the sensor at each phase interval
- TwoComp_MKO is a local function that converts the unsigned data from Mode A-B for each of the raw phases into signed values
- Calculation of Q depends on the setting of register 0x4EA0 from section 7.14.
- unAmbiguousRange is the maximum range in mm determined by the system modulation frequency (at modulation frequency of 20MHz this would be ~7.49m, at 100MHz it will be ~1.49m)
- coef_rad is a conversion coefficient from radians to degree
- The *while* loop avoids negative distance values by adding the unAmbiguousRange to these negative distance pixels



10. Package Outline

10.1. Pinout & Equivalent I/O Circuitry

Designator	Pin	Function	Voltage Domain	Equivalent I/O Circuitry
SLASEL	30	Slave select, choose between I ² C slave address 0x57 or 0x67 (digital input)	0 - 1V8	VDD*** ▼100 kΩ *GND
TRIGGER	60	Trigger input with MODE=0, trigger output indicator with MODE=1 (active low digital I/O)	0 - 1V8	VDD*** \$100 kΩ VDD*** VDD*** *GND
SCL	31	I ² C clock (digital I/O)	0 - 1V8	VDD***
SDA	32	I ² C data (digital I/O)	0 - 1V8	in/out ★ *GND
LEDEN	2	Optional external control signal (digital output)	0 - 1V8	VDD*** VDD*** In/out FOND F
LEDP	6	Positive differential illumination control signal	0 - 1V8	VDD***
LEDN	4	Negative differential illumination control signal	0 - 1V8	Z S LEDN ∗GND
CLK	27	Input clock of 8 MHz (digital input)	0 - 1V8	— ♦ VDD***
LEDFB	80	LED feedback control (digital input)	0 - 1V8	¥100 kΩ input
RESETB	26	Generic device reset (active low digital input)	0 - 1V8	*GND
CSI_CLKN	12	Digital output		MIPI D-PHY
CSI_CLKP	9	Digital output		MIPI D-PHY
CSI_DAT1N	10	Digital output		MIPI D-PHY
CSI_DAT1P	5	Digital output		MIPI D-PHY
CSI_DAT2N	13	Digital output		MIPI D-PHY
CSI_DAT2P	11	Digital output		MIPI D-PHY
CSI_DAT3N	3	Digital output		MIPI D-PHY
CSI_DAT3P	8	Digital output		MIPI D-PHY
CSI_DAT4N	15	Digital output		MIPI D-PHY
CSI_DAT4P	14	Digital output		MIPI D-PHY

Table 32a: Pinout



Designator	Pin	Function	Voltage Domain	I/O Equivalent Circuitry
VDDA	19 22 45 49 51 62 64	Analog supply voltage	2V7	
VDDD	7 17 18 25 35 54 76 78	Digital supply voltage	1V2	*GND
VDDMIX	66 68 70 72	High current supply voltage for the mix driver	1V2	
VDDIF	28 34 38 47 75 79	Supply voltage for I/O interface	1V8	
VBO	52	Decoupled to AGND (4.7μF)	2V7	n/A
VRSTL	53	Decoupled to AGND (1 μ F)	-1V0	n/A
VRL	48	Decoupled to AGND (4.7μF)	-1V2	n/A
AGND	21 23 46 50 63 65 67 69 71	Analog ground	GND	VDD***
DGND	16 24 37 55 56 57 58 77	Digital ground	GND	▼ *GND

Table 4b : Pinout



Designator	Pin	Function	Voltage Domain	I/O Equivalent Circuitry
n.c.	1 20 29 33 36 39 40 41 42 43 44 59 61 73 74	not connected	Floating	n/A

Table 4c: Pinout

An overlay of these pins and the package can be found here:

TOP VIEW




Figure 30 : Package Pinout



10.2. Mechanical Dimensions




Figure 31: Mechanical Outline TOP VIEW (in mm)





Figure 32: Mechanical Outline SIDE VIEW (in mm)




10.3. PCB Landing Pattern & Layout Recommendations



- Exposed traces under the package should be should be covered by solder mask
- Via's close to the solder pads should be avoided to minimize solder wicking
- NSMD (non-solder mask defined) pads are recommended

10.4. Package Marking





10.5. Cover Tape Removal

Covertape is used to protect the optical sensor array from scratches or contamination during shipment and assembly. It is strongly recommended to avoid any horizontal removal to protect the optical sensor from glue residues.



Figure 33: Grab the flag of the covertape and peel it off in an angle of 180° as much as possible.

PRELIMINARY DATASHEET



Disclaimer

The content of this document is believed to be correct and accurate. However, the content of this document is furnished "as is" for informational use only and no representation, nor warranty is provided by Melexis about its accuracy, nor about the results of its implementation. Melexis assumes no responsibility or liability for any errors or inaccuracies that may appear in this document. Customer will follow the practices contained in this document under its sole responsibility. This documentation is in fact provided without warranty, term, or condition of any kind, either implied or expressed, including but not limited to warranties of merchantability, satisfactory quality, non-infringement, and fitness for purpose. Melexis, its employees and agents and its affiliates' and their employees and agents will not be responsible for any loss, however arising, from the use of, or reliance on this document. Notwithstanding the foregoing, contractual obligations expressly undertaken in writing by Melexis prevail over this disclaimer.

This document is subject to change without notice, and should not be construed as a commitment by Melexis. Therefore, before placing orders or prior to designing the product into a system, users or any third party should obtain the latest version of the relevant information.

Users or any third party must determine the suitability of the product described in this document for its application, including the level of reliability required and determine whether it is fit for a particular purpose.

This document as well as the product here described may be subject to export control regulations. Be aware that export might require a prior authorization from competent authorities. The product is not designed, authorized or warranted to be suitable in applications requiring extended temperature range and/or unusual environmental requirements. High reliability applications, such as medical life-support or life-sustaining equipment or avionics application are specifically excluded by Melexis. The product may not be used for the following applications subject to export control regulations: the development, production, processing, operation, maintenance, storage, recognition or proliferation of:

- 1. chemical, biological or nuclear weapons, or for the development, production, maintenance or storage of missiles for such weapons;
- 2. civil firearms, including spare parts or ammunition for such arms;
- 3. defense related products, or other material for military use or for law enforcement;
- 4. any applications that, alone or in combination with other goods, substances or organisms could cause serious harm to persons or goods and that can be used as a means of violence in an armed conflict or any similar violent situation.

No license nor any other right or interest is granted to any of Melexis' or third party's intellectual property rights.

If this document is marked "restricted" or with similar words, or if in any case the content of this document is to be reasonably understood as being confidential, the recipient of this document shall not communicate, nor disclose to any third party, any part of the document without Melexis' express written consent. The recipient shall take all necessary measures to apply and preserve the confidential character of the document. In particular, the recipient shall (i) hold document in confidence with at least the same degree of care by which it maintains the confidentiality of its own proprietary and confidential information, but no less than reasonable care; (ii) restrict the disclosure of the document solely to its employees for the purpose for which this document was received, on a strictly need to know basis and providing that such persons to whom the document is disclosed are bound by confidentiality terms substantially similar to those in this disclaimer; (iii) use the document only in connection with the purpose for which this document was received, and reproduce document only to the extent necessary for such purposes; (iv) not use the document for commercial purposes or to the detriment of Melexis or its customers. The confidentiality obligations set forth in this disclaimer will have indefinite duration and in any case they will be effective for no less than 10 years from the receipt of this document.

This disclaimer will be governed by and construed in accordance with Belgian law and any disputes relating to this disclaimer will be subject to the exclusive jurisdiction of the courts of Brussels, Belgium.

The invalidity or ineffectiveness of any of the provisions of this disclaimer does not affect the validity or effectiveness of the other provisions. The previous versions of this document are repealed.

 $\textit{Melexis} \ @ \ - \ \textit{No part of this document may be reproduced without the prior written consent of Melexis.} \ \ (2020)$

IATF 16949 and ISO 14001 Certified

DepthSense®is Trademark of Sony Corporation