TPS51116 Complete DDR, DDR2, DDR3, DDR3L, LPDDR3 and DDR4 Power Solution Synchronous Buck Controller, 3-A LDO, Buffered Reference

1 Features

- Synchronous Buck Controller (VDDQ)
  - Wide-Input Voltage Range: 3.0-V to 28-V
  - D−CAP™ Mode with 100-ns Load Step Response
  - Current Mode Option Supports Ceramic Output Capacitors
  - Supports Soft-Off in S4/S5 States
  - Current Sensing from $R_{DS(on)}$ or Resistor
  - 2.5-V (DDR), 1.8-V (DDR2), Adjustable to 1.5-V (DDR3), 1.35-V (DDR3L), 1.2-V (LPDDR3 and DDR4) or Output Range 0.75-V to 3.0-V
  - Equipped with Powergood, Overvoltage Protection and Undervoltage Protection
- 3-A LDO (VTT), Buffered Reference (VREF)
  - Capable to Sink and Source 3 A
  - LDO Input Available to Optimize Power Losses
  - Requires only 20-µF Ceramic Output Capacitor
  - Buffered Low Noise 10-mA VREF Output
  - Accuracy ±20 mV for both VREF and VTT
  - Supports High-Z in S3 and Soft-Off in S4/S5
  - Thermal Shutdown

2 Applications

- DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4 Memory Power Supplies
- SSTL-2, SSTL-18, SSTL-15 and HSTL Termination

3 Description

The TPS51116 provides a complete power supply for DDR/SSTL-2, DDR2/SSTL-18, DDR3/SSTL-15, DDR3L, LPDDR3 and DDR4 memory systems. It integrates a synchronous buck controller with a 3-A sink/source tracking linear regulator and buffered low noise reference. The device offers the lowest total solution cost in systems where space is at a premium. The synchronous controller runs fixed 400-kHz, pseudo-constant frequency PWM with an adaptive on-time control that can be configured in D-CAP™ Mode for ease of use and fastest transient response or in current mode to support ceramic output capacitors. The 3-A sink/source LDO maintains fast transient response only requiring 20-µF (2 × 10 µF) of ceramic output capacitance. In addition, the LDO supply input is available externally to significantly reduce the total power losses. The device supports all of the sleep state controls placing VTT at high-Z in S3 (suspend to RAM) and discharging VDDQ, VTT and VTTREF (soft-off) in S4/S5 (suspend to disk). The device has all of the protection features including thermal shutdown and is offered in both a 20-pin HTSSOP PowerPAD™ package and 24-pin 4 × 4 QFN.

4 Typical Application

Table of Contents

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (March 2012) to Revision J	**Page**
• Added *Pin Configuration and Functions* section, *ESD Rating* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section	1
• Added descriptions and specification for DDR4 operating mode thoughout the data sheet	1
• Clarified graphs in *Typical Characteristics* section	9

Changes from Revision H (July 2009) to Revision I	**Page**
• Added clarity to Features section	1
• Added reference to "SSTL-15" in Applications section	1
• Added references to "LPDDR3 " to the *Title* and *Description* sections	1
• Added references to "LPDDR3 " to the Detailed Description section	19
• Added clarity to Figure 34	21

6 Pin Configuration and Functions

**PWP Package
20-Pin HTSSOP
Top View**

**RGE Package
24-Pin QFN
Top View**

Pin Functions

NAME	NO.		I/O	DESCRIPTION
	PWP	RGE		
COMP	8	6	I/O	Output of the transconductance amplifier for phase compensation. Connect to V5IN pin to disable g_M amplifier and use D-CAP mode.
CS	15	16	I/O	Current sense comparator input (-) for resistor current sense scheme. Or overcurrent trip voltage setting input for $R_{DS(on)}$ current sense scheme if connected to V5IN (PWP), V5FILT (RGE) through the voltage setting resistor.
DRVH	19	21	O	Switching (high-side) MOSFET gate-drive output.
DRVL	17	19	O	Rectifying (low-side) MOSFET gate-drive output.
GND	5	3	-	Signal ground. Connect to negative terminal of the VTT LDO output capacitor.
CS_GND	-	17	–	Current sense comparator input (+) and ground for powergood circuit.
LL	18	20	I/O	Switching (high-side) MOSFET gate driver return. Current sense comparator input (-) for $R_{DS(on)}$ current sense.
MODE	6	4	I	Discharge mode setting pin. See *VDDQ and VTT Discharge Control* section.
NC	–	7	–	No connect.
	–	12	–	
PGND	16	18	–	Ground for rectifying (low-side) MOSFET gate driver (PWP, RGE). Also current sense comparator input(+) and ground for powergood circuit (PWP).
PGOOD	13	13	O	Powergood signal open drain output, In HIGH state when VDDQ output voltage is within the target range.
S3	11	10	I	S3 signal input.
S5	12	11	I	S5 signal input.
V5IN	14	15	I	5-V power supply input for internal circuits (PWP) and MOSFET gate drivers (PWP, RGE).
V5FILT	–	14	I	Filtered 5-V power supply input for internal circuits. Connect R-C network from V5IN to V5FILT.
VBST	20	22	I/O	Switching (high-side) MOSFET driver bootstrap voltage input.
VDDQSET	10	9	I	VDDQ output voltage setting pin. See *VDDQ Output Voltage Selection* section.
VDDQSNS	9	8	I/O	VDDQ reference input for VTT and VTTREF. Power supply for the VTTREF. Discharge current sinking terminal for VDDQ Non-tracking discharge. Output voltage feedback input for VDDQ output if VDDQSET pin is connected to V5IN or GND.
VLDOIN	1	23	I	Power supply for the VTT LDO.

Pin Functions (continued)

NAME	NO. PWP	NO. RGE	I/O	DESCRIPTION
VTT	2	24	O	Power output for the VTT LDO.
VTTGND	3	1	-	Power ground output for the VTT LDO.
VTTREF	7	5	O	VTTREF buffered reference output.
VTTSNS	4	2	I	Voltage sense input for the VTT LDO. Connect to plus terminal of the VTT LDO output capacitor.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{IN}	Input voltage range	VBST	−0.3	36	V
		VBST wrt LL	−0.3	6	
		CS, MODE, S3, S5, VTTSNS, VDDQSNS, V5IN, VLDOIN, VDDQSET, V5FILT	−0.3	6	
		PGND, VTTGND, CS_GND	−0.3	0.3	
V_{OUT}	Output voltage range	DRVH	−1.0	36	V
		LL	−1.0	30	
		COMP, DRVL, PGOOD, VTT, VTTREF	−0.3	6	
T_A	Operating ambient temperature range		−40	85	°C
T_{stg}	Storage temperature		−55	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V5IN, V5FILT		4.75	5.25	V
Voltage range	VBST, DRVH	−0.1	34	V
	LL	−0.6	28	
	VLDOIN, VTT, VTTSNS, VDDQSNS	−0.1	3.6	
	VTTREF	−0.1	1.8	
	PGND, VTTGND, CS_GND	−0.1	0.1	
	S3, S5, MODE, VDDQSET, CS, COMP, PGOOD, DRVL	−0.1	5.25	
Operating free-air temperature, T_A		−40	85	°C

7.4 Dissipation Ratings

PACKAGE	T_A < 25°C POWER RATING (W)	DERATING FACTOR ABOVE T_A = 25°C (mW/°C)	T_A = 85°C POWER RATING (W)
20-pin PWP	2.53	25.3	1.01
24-pin RGE	2.20	22.0	0.88

7.5 Thermal Information

THERMAL METRIC[1]	TPS51116 PWP HTSSOP 20	TPS51116 RGE QFN 24	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	41.2	35.3	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	27.4	41.1	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	23.9	12.9	°C/W
ψ_{JT} Junction-to-top characterization parameter	1.1	07	°C/W
ψ_{JB} Junction-to-board characterization parameter	23.7	12.9	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	3.6	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.6 Electrical Characteristics

over operating free-air temperature range V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{V5IN1}	Supply current 1, V5IN[1]	T_A = 25°C, No load, $V_{S3} = V_{S5}$ = 5 V, COMP connected to capacitor		0.8	2	mA
I_{V5IN2}	Supply current 2, V5IN[1]	T_A = 25°C, No load, V_{S3} = 0 V, V_{S5} = 5 V, COMP connected to capacitor		300	600	µA
I_{V5IN3}	Supply current 3, V5IN[1]	T_A = 25°C, No load, V_{S3} = 0 V, V_{S5} = 5 V, V_{COMP} = 5 V		240	500	
$I_{V5INSDN}$	Shutdown current, V5IN[1]	T_A = 25°C, No load, $V_{S3} = V_{S5}$ = 0 V		0.1	1.0	
$I_{VLDOIN1}$	Supply current 1, VLDOIN	T_A = 25°C, No load, $V_{S3} = V_{S5}$ = 5 V		1	10	
$I_{VLDOIN2}$	Supply current 2, VLDOIN	T_A = 25°C, No load, V_{S3} = 5 V, V_{S5} = 0 V,		0.1	10	
$I_{VLDOINSDN}$	Standby current, VLDOIN	T_A = 25°C, No load, $V_{S3} = V_{S5}$ = 0 V		0.1	1.0	
VTTREF OUTPUT						
V_{VTTREF}	Output voltage, VTTREF			$V_{VDDQSNS}$/2		V
$V_{VTTREFTOL}$	Output voltage tolerance	−10 mA < I_{VTTREF} < 10 mA, $V_{VDDQSNS}$ = 2.5 V, Tolerance to $V_{VDDQSNS}$/2	−20		20	mV
		−10 mA < I_{VTTREF} < 10 mA, $V_{VDDQSNS}$ = 1.8 V, Tolerance to $V_{VDDQSNS}$/2	−18		18	
		−10 mA < I_{VTTREF} < 10 mA, $V_{VDDQSNS}$ = 1.5 V, Tolerance to $V_{VDDQSNS}$/2	−15		15	
		−10 mA < I_{VTTREF} < 10 mA, $V_{VDDQSNS}$ = 1.2 V, Tolerance to $V_{VDDQSNS}$/2	−12		12	
$V_{VTTREFSRC}$	Source current	$V_{VDDQSNS}$ = 2.5 V, V_{VTTREF} = 0 V	−20	−40	−80	mA
$V_{VTTREFSNK}$	Sink current	$V_{VDDQSNS}$ = 2.5 V, V_{VTTREF} = 2.5 V	20	40	80	

(1) V5IN references to PWP packaged devices should be interpreted as V5FILT references to RGE packaged devices.

Electrical Characteristics (continued)

over operating free-air temperature range V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDQ OUTPUT						
V_{VDDQ}	Output voltage, VDDQ	T_A = 25°C, $V_{VDDQSET}$ = 0 V, No load	2.465	2.500	2.535	V
		0°C ≤ T_A ≤ 85°C, $V_{VDDQSET}$ = 0 V, No load[2]	2.457	2.500	2.543	
		−40°C ≤ T_A ≤ 85°C, $V_{VDDQSET}$ = 0 V, No load [2]	2.440	2.500	2.550	
		T_A = 25°C, $V_{VDDQSET}$ = 5 V, No load [2]	1.776	1.800	1.824	
		0°C ≤ T_A ≤ 85°C, $V_{VDDQSET}$ = 5V, No load[2]	1.769	1.800	1.831	
		−40°C ≤ T_A ≤ 85°C, $V_{VDDQSET}$ = 5V, No load[2]	1.764	1.800	1.836	
		−40°C ≤ T_A ≤ 85°C, Adjustable mode, No load[2]	0.75		3.0	
$V_{VDDQSET}$	VDDQSET regulation voltage	T_A = 25°C, Adjustable mode	742.5	750.0	757.5	mV
		0°C ≤ T_A ≤ 85°C, Adjustable mode	740.2	750.0	759.8	
		−40°C ≤ T_A ≤ 85°C, Adjustable mode	738.0	750.0	762.0	
$R_{VDDQSNS}$	Input impedance, VDDQSNS	$V_{VDDQSET}$ = 0 V		215		kΩ
		$V_{VDDQSET}$ = 5 V		180		
		Adjustable mode		460		
$I_{VDDQSET}$	Input current, VDDQSET	$V_{VDDQSET}$ = 0.78 V, COMP = Open		−0.04		μA
		$V_{VDDQSET}$ = 0.78 V, COMP = 5 V		−0.06		
$I_{VDDQDisch}$	Discharge current, VDDQ	V_{S3} = V_{S5} = 0 V, $V_{VDDQSNS}$ = 0.5 V, V_{MODE} = 0 V	10	40		mA
$I_{VLDOINDisch}$	Discharge current, VLDOIN	V_{S3} = V_{S5} = 0 V, $V_{VDDQSNS}$ = 0.5 V, V_{MODE} = 0.5 V		700		mA
VTT OUTPUT						
V_{VTTSNS}	Output voltage, VTT	V_{S3} = V_{S5} = 5 V, V_{VLDOIN} = $V_{VDDQSNS}$ = 2.5 V		1.25		V
		V_{S3} = V_{S5} = 5 V, V_{VLDOIN} = $V_{VDDQSNS}$ = 1.8 V		0.9		
		V_{S3} = V_{S5} = 5 V, V_{VLDOIN} = $V_{VDDQSNS}$ = 1.5 V		0.75		
$V_{VTTTOL25}$	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS}$ = V_{VLDOIN} = 2.5 V, V_{S3} = V_{S5} = 5 V, I_{VTT} = 0 A	−20		20	mV
		$V_{VDDQSNS}$ = V_{VLDOIN} = 2.5 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 1.5 A	−30		30	
		$V_{VDDQSNS}$ = V_{VLDOIN} = 2.5 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 3 A	−40		40	
$V_{VTTTOL18}$	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS}$ = V_{VLDOIN} = 1.8 V, V_{S3} = V_{S5} = 5 V, I_{VTT} = 0 A	−20		20	mV
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.8 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 1 A	−30		30	
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.8 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 2 A	−40		40	
$V_{VTTTOL15}$	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS}$ = V_{VLDOIN} = 1.5 V, V_{S3} = V_{S5} = 5 V, I_{VTT} = 0 A	−20		20	mV
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.5 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 1 A	−30		30	
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.5 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 2 A	−40		40	

(2) Specified by design. Not production tested.

Electrical Characteristics (continued)

over operating free-air temperature range V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{VTTTOL12}$	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS}$ = V_{VLDOIN} = 1.2 V, V_{S3} = V_{S5} = 5 V, I_{VTT} = 0 A	−20		20	mV
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.2 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 1 A	−30		30	
		$V_{VDDQSNS}$ = V_{VLDOIN} = 1.2 V, V_{S3} = V_{S5} = 5 V, $|I_{VTT}|$ < 1.5 A	−40		40	
$I_{VTTOCLSRC}$	Source current limit, VTT	V_{VLDOIN} = $V_{VDDQSNS}$ = 2.5 V, V_{VTT} = V_{VTTSNS} = 1.19 V, PGOOD = HI	3.0	3.8	6.0	A
		V_{VLDOIN} = $V_{VDDQSNS}$ = 2.5 V, V_{VTT} = 0 V	1.5	2.2	3.0	
$I_{VTTOCLSNK}$	Sink current limit, VTT	V_{VLDOIN} = $V_{VDDQSNS}$ = 2.5 V, V_{VTT} = V_{VTTSNS} = 1.31 V, PGOOD = HI	3.0	3.6	6.0	
		V_{VLDOIN} = $V_{VDDQSNS}$ = 2.5 V, V_{VTT} = V_{VDDQ}	1.5	2.2	3.0	
I_{VTTLK}	Leakage current, VTT	V_{S3} = 0 V, V_{S5} = 5 V, V_{VTT} = $V_{VDDQSNS}$ /2	−10		10	μA
$I_{VTTBIAS}$	Input bias current, VTTSNS	V_{S3} = 5 V, V_{VTTSNS} = $V_{VDDQSNS}$ /2	−1	−0.1	1	
$I_{VTTSNSLK}$	Leakage current, VTTSNS	V_{S3} = 0 V, V_{S5} = 5 V, V_{VTT} = $V_{VDDQSNS}$ /2	−1		1	
$I_{VTTDisch}$	Discharge current, VTT	T_A = 25°C, V_{S3} = V_{S5} = $V_{VDDQSNS}$ = 0 V, V_{VTT} = 0.5 V	10	17		mA
TRANSCONDUCTANCE AMPLIFIER						
gm	Gain	T_A = 25°C	240	300	360	μS
$I_{COMPSNK}$	COMP maximum sink current	V_{S3} = 0 V, V_{S5} = 5 V, $V_{VDDQSET}$ = 0 V, $V_{VDDQSNS}$ = 2.7 V, V_{COMP} = 1.28 V		13		μA
$I_{COMPSRC}$	COMP maximum source current	V_{S3} = 0 V, V_{S5} = 5 V, $V_{VDDQSET}$ = 0 V, $V_{VDDQSNS}$ = 2.3 V, V_{COMP} = 1.28 V		−13		
V_{COMPHI}	COMP high clamp voltage	V_{S3} = 0 V, V_{S5} = 5 V, $V_{VDDQSET}$ = 0 V, $V_{VDDQSNS}$ = 2.3 V, V_{CS} = 0 V	1.31	1.34	1.37	V
V_{COMPLO}	COMP low clamp voltage	V_{S3} = 0 V, V_{S5} = 5 V, $V_{VDDQSET}$ = 0 V, $V_{VDDQSNS}$ = 2.7 V, V_{CS} = 0 V	1.18	1.21	1.24	
DUTY CONTROL						
t_{ON}	Operating on-time	V_{IN} = 12 V, $V_{VDDQSET}$ = 0 V		520		ns
t_{ON0}	Startup on-time	V_{IN} = 12 V, $V_{VDDQSNS}$ = 0 V		125		
$t_{ON(min)}$	Minimum on-time	T_A = 25°C [2]		100		
$t_{OFF(min)}$	Minimum off-time	T_A = 25°C [2]		350		
ZERO CURRENT COMPARATOR						
V_{ZC}	Zero current comparator offset		−6	0	6	mV
OUTPUT DRIVERS						
R_{DRVH}	DRVH resistance	Source, I_{DRVH} = −100 mA		3	6	Ω
		Sink, I_{DRVH} = 100 mA		0.9	3	
R_{DRVL}	DRVL resistance	Source, I_{DRVL} = −100 mA		3	6	
		Sink, I_{DRVL} = 100 mA		0.9	3	
t_D	Dead time	LL-low to DRVL-on [2]		10		ns
		DRVL-off to DRVH-on [2]		20		
INTERNAL BST DIODE						
V_{FBST}	Forward voltage	$V_{V5IN-VBST}$, I_F = 10 mA, T_A = 25°C	0.7	0.8	0.9	V
I_{VBSTLK}	VBST leakage current	V_{VBST} = 34 V, V_{LL} = 28 V, V_{VDDQ} = 2.6 V, T_A = 25°C		0.1	1.0	μA

Electrical Characteristics (continued)

over operating free-air temperature range V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTIONS						
V_{OCL}	Current limit threshold	$V_{PGND-CS}$, PGOOD = HI, V_{CS} < 0.5 V	50	60	70	mV
		$V_{PGND-CS}$, PGOOD = LO, V_{CS} < 0.5 V	20	30	40	
I_{TRIP}	Current sense sink current	T_A = 25°C, V_{CS} > 4.5 V, PGOOD = HI	9	10	11	μA
		T_A = 25°C, V_{CS} > 4.5 V, PGOOD = LO	4	5	6	
TC_{ITRIP}	TRIP current temperature coefficient	$R_{DS(on)}$ sense scheme, On the basis of T_A = 25°C [2]		4500		ppm/°C
$V_{OCL(off)}$	Overcurrent protection COMP offset	$(V_{V5IN-CS}$ - $V_{PGND-LL})$, $V_{V5IN-CS}$ = 60 mV, V_{CS} > 4.5 V [2]	−5	0	5	mV
$V_{R(trip)}$	Current limit threshold setting range	$V_{V5IN-CS}$ [2] [1]	30		150	
POWERGOOD COMPARATOR						
$V_{TVDDQPG}$	VDDQ powergood threshold	PG in from lower	92.5%	95.0%	97.5%	
		PG in from higher	102.5%	105.0%	107.5%	
		PG hysteresis		5%		
$I_{PG(max)}$	PGOOD sink current	V_{VTT} = 0 V, V_{PGOOD} = 0.5 V	2.5	7.5		mA
$t_{PG(del)}$	PGOOD delay time	Delay for PG in	80	130	200	μs
UNDERVOLTAGE LOCKOUT/LOGIC THRESHOLD						
V_{UVV5IN}	V5IN UVLO threshold voltage	Wake up	3.7	4.0	4.3	V
		Hysteresis	0.2	0.3	0.4	
V_{THMODE}	MODE threshold	No discharge	4.7			
		Non-tracking discharge			0.1	
$V_{THVDDQSET}$	VDDQSET threshold voltage	2.5 V output	0.08	0.15	0.25	
		1.8 V output	3.5	4.0	4.5	
V_{IH}	High-level input voltage	S3, S5	2.2			
V_{IL}	Low-level input voltage	S3, S5			0.3	
V_{IHYST}	Hysteresis voltage	S3, S5		0.2		
V_{INLEAK}	Logic input leakage current	S3, S5, MODE	−1		1	μA
$V_{INVDDQSET}$	Input leakage/ bias current	VDDQSET	−1		1	
UNDERVOLTAGE AND OVERVOLTAGE PROTECTION						
V_{OVP}	VDDQ OVP trip threshold voltage	OVP detect	110%	115%	120%	
		Hysteresis		5%		
t_{OVPDEL}	VDDQ OVP propagation delay [2]			1.5		μs
V_{UVP}	Output UVP trip threshold	UVP detect		70%		
		Hysteresis		10%		
t_{UVPDEL}	Output UVP propagation delay [2]			32		cycle
t_{UVPEN}	Output UVP enable delay [2]			1007		
THERMAL SHUTDOWN						
T_{SDN}	Thermal SDN threshold [2]	Shutdown temperature		160		°C
		Hysteresis		10		

Product Folder Links: *TPS51116*

7.7 Typical Characteristics

All data in the following graphs are measured from the PWP packaged device.

Figure 1. V5IN Supply Current vs Junction Temperature

**Figure 2. V5IN Shutdown Current vs Junction Temperature**

DDR2 $V_{VTT} = 0.3$ V

Figure 3. V5IN Supply Current vs VTT Current

Figure 4. VLDOIN Supply Current vs Junction Temperature

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

**Figure 5. CS Current vs Junction Temperature**

Figure 6. VDDQ Discharge Current vs Junction Temperature

Figure 7. VTT Discharge Current vs Junction Temperature

Figure 8. Overvoltage and Undervoltage Threshold vs Junction Temperature

Product Folder Links: *TPS51116*

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

DCAP Mode I_{VDDQ} = 7 A

Figure 9. Switching Frequency vs Input Voltage

DCAP Mode V_{IN} = 12 V

Figure 10. Switching Frequency vs I_{VDDQ} Output Current

DDR V_{IN} = 12 V
DCAP Mode

Figure 11. VDDQ Load Regulation

DDR2   DCAP Mode

Figure 12. VDDQ Line Regulation

Submit Documentation Feedback   11

Product Folder Links: TPS51116

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

DDR

**Figure 13. VTT Load Regulation**

DDR2

Figure 14. VTT Load Regulation

DDR3 $V_{VLDOIN} = 1.5\ V$

Figure 15. VTT Load Regulation

DDR4

Figure 16. VTTREF Output Voltage vs Output Current

Product Folder Links: *TPS51116*

## Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

DDR

Figure 17. VTTREF Load Regulation

DDR2

Figure 18. VTTREF Load Regulation

DDR3

Figure 19. VTTREF Load Regulation

DDR4

Figure 20. VTTREF Load Regulation

Product Folder Links: *TPS51116*

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

DDR

V_{VDDQ} = 2.5 V

f_{SW} = 400 kHz

Figure 21. VDDQ Efficiency vs VDDQ Current

DDR2

V_{VDDQ} = 1.8 V

f_{SW} = 400 kHz

Figure 22. VDDQ Efficiency vs VDDQ Current

Heavy Load

Figure 23. Ripple Waveforms

Figure 24. VDDQ Load Transient Response

Product Folder Links: *TPS51116*

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

Figure 25. VTT Load Transient Response

Figure 26. VDDQ, VTT, and VTTREF Start-Up Waveforms

Figure 27. Soft-Start Waveforms Tracking Discharge

Figure 28. Soft-Stop Waveforms Non-Tracking Discharge

Typical Characteristics (continued)

All data in the following graphs are measured from the PWP packaged device.

Current mode

Figure 29. VDDQ Bode Plot

DDR2   Source

Figure 30. VTT Bode Plot

DDR2   Sink

Figure 31. VTT Bode Plot

Product Folder Links: *TPS51116*

8 Detailed Description

8.1 Overview

8.2 Functional Block Diagram

**Figure 32. PWP Package**

Functional Block Diagram (continued)

Figure 33. RGE Package

Product Folder Links: *TPS51116*

8.3 Feature Description

The TPS51116 is an integrated power management solution which combines a synchronous buck controller, a 10-mA buffered reference and a high-current sink/source low-dropout linear regulator (LDO) in a small 20-pin HTSSOP package or a 24-pin QFN package. Each of these rails generates VDDQ, VTTREF and VTT that required with DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4 memory systems. The switch mode power supply (SMPS) portion employs external N-channel MOSFETs to support high current for DDR/DDR2/DDR3/LPDDR3/DDR4 memory VDD/VDDQ. The preset output voltage is selectable from 2.5 V or 1.8 V. User-defined output voltage is also possible and can be adjustable from 0.75 V to 3 V. Input voltage range of the SMPS is 3 V to 28 V. The SMPS runs an adaptive on-time PWM operation at high-load condition and automatically reduces frequency to keep excellent efficiency down to several mA. Current sensing scheme uses either $R_{DS(on)}$ of the external rectifying MOSFET for a low-cost, loss-less solution, or an optional sense resistor placed in series to the rectifying MOSFET for more accurate current limit. The output of the switcher is sensed by VDDQSNS pin to generate one-half VDDQ for the 10-mA buffered reference (VTTREF) and the VTT active termination supply. The VTT LDO can source and sink up to 3-A peak current with only 20-μF (two 10-μF in parallel) ceramic output capacitors. VTTREF tracks VDDQ/2 within ±1% of VDDQ. VTT output tracks VTTREF within ±20 mV at no load condition while ±40 mV at full load. The LDO input can be separated from VDDQ and optionally connected to a lower voltage by using VLDOIN pin. This helps reducing power dissipation in sourcing phase. TheTPS51116 is fully compatible to JEDEC DDR/DDR2 specifications at S3/S5 sleep state (see Table 2). The device offers two output discharge function alternatives when both VTT and VDDQ are disabled. The tracking discharge mode discharges VDDQ and VTT outputs through the internal LDO transistors and then VTT output tracks half of VDDQ voltage during discharge. The non-tracking discharge mode discharges outputs using internal discharge MOSFETs which are connected to VDDQSNS and VTT. The current capability of these discharge FETs are limited and discharge occurs more slowly than the tracking discharge. These discharge functions can be disabled by selecting non-discharge mode.

8.3.1 VDDQ SMPS, Light Load Condition

TPS51116 automatically reduces switching frequency at light load condition to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of V_{OUT} ripple or load regulation. Detail operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its *valley* touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when this zero inductor current is detected. As the load current further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires next *ON* cycle. The ON-time is kept the same as that in the heavy load condition. In reverse, when the output current increase from light load to heavy load, switching frequency increases to the constant 400 kHz as the inductor current reaches to the continuous conduction. The transition load point to the light load operation $I_{OUT(LL)}$ (i.e. the threshold between continuous and discontinuous conduction mode) can be calculated in Equation 1:

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

- *f* is the PWM switching frequency (400 kHz)   (1)

Switching frequency versus output current in the light load condition is a function of L, *f*, V_{IN} and V_{OUT}, but it decreases almost proportional to the output current from the $I_{OUT(LL)}$ given above. For example, it is 40 kHz at $I_{OUT(LL)}$/10 and 4 kHz at $I_{OUT(LL)}$/100.

8.3.2 Low-Side Driver

The low-side driver is designed to drive high-current, low-$R_{DS(on)}$, N-channel MOSFET(s). The drive capability is represented by the internal resistance, which is 3 Ω for V5IN to DRVL and 0.9 Ω for DRVL to PGND. A dead-time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. 5-V bias voltage is delivered from V5IN supply. The instantaneous drive current is supplied by an input capacitor connected between V5IN and GND. The average drive current is equal to the gate charge at V_{GS} = 5 V times switching frequency. This gate drive current as well as the high-side gate drive current times 5 V makes the driving power which needs to be dissipated from the device package.

Feature Description (continued)

8.3.3 High-Side Driver

The high-side driver is designed to drive high-current, low on-resistance, N-channel MOSFET(s). When configured as a floating driver, 5-V bias voltage is delivered from V5IN supply. The average drive current is also calculated by the gate charge at V_{GS} = 5V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between VBST and LL pins. The drive capability is represented by the internal resistance, which is 3 Ω for VBST to DRVH and 0.9 Ω for DRVH to LL.

8.3.4 Current Sensing Scheme

In order to provide both good accuracy and cost effective solution, TPS51116 supports both of external resistor sensing and MOSFET $R_{DS(on)}$ sensing. For resistor sensing scheme, an appropriate current sensing resistor should be connected between the source terminal of the low-side MOSFET and PGND. CS pin is connected to the MOSFET source terminal node. The inductor current is monitored by the voltage between PGND pin and CS pin. For $R_{DS(on)}$ sensing scheme, CS pin should be connected to V5IN (PWP), or V5FILT (RGE) through the trip voltage setting resistor, R_{TRIP}. In this scheme, CS terminal sinks 10-μA I_{TRIP} current and the trip level is set to the voltage across the R_{TRIP}. The inductor current is monitored by the voltage between PGND pin and LL pin so that LL pin should be connected to the drain terminal of the low-side MOSFET. I_{TRIP} has 4500ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$. In either scheme, PGND is used as the positive current sensing node so that PGND should be connected to the proper current sensing device, i.e. the sense resistor or the source terminal of the low-side MOSFET.

8.3.5 PWM Frequency and Adaptive On-Time Control

TPS51116 includes an adaptive on-time control scheme and does not have a dedicated oscillator on board. However, the device runs with fixed 400-kHz pseudo-constant frequency by feed-forwarding the input and output voltage into the on-time one-shot timer. The on-time is controlled inverse proportional to the input voltage and proportional to the output voltage so that the duty ratio is kept as V_{OUT}/V_{IN} technically with the same cycle time. Although the TPS51116 does not have a pin connected to VIN, the input voltage is monitored at LL pin during the *ON* state. This helps pin count reduction to make the part compact without sacrificing its performance. In order to secure minimum ON-time during startup, feed-forward from the output voltage is enabled after the output becomes 750 mV or larger.

8.3.6 VDDQ Output Voltage Selection

TPS51116 can be used for both of DDR (V_{VDDQ} = 2.5 V) and DDR2 (V_{VDDQ} = 1.8 V) power supply and adjustable output voltage (0.75 V < V_{VDDQ} < 3 V) by connecting VDDQSET pin as shown in Table 1. Use the adjustable output voltage scheme for a DDR3 (V_{VDDQ}= 1.5 V) or LPDDR3/DDR4 (V_{VDDQ}= 1.2 V) application.

Table 1. VDDQSET and Output Voltages

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	$V_{VDDQSNS}$/2	DDR
V5IN	1.8	$V_{VDDQSNS}$/2	DDR2
FB Resistors	Adjustable	$V_{VDDQSNS}$/2	0.75 V < V_{VDDQ} < 3 V[1][2]

(1) V_{VDDQ} ≥ 1.2 V when used as VLDOIN
(2)   Including DDR3, LPDDR3 and DDR4

8.3.7 VTT Linear Regulator and VTTREF

The TPS51116 device integrates high performance low-dropout linear regulator that is capable of sourcing and sinking current up to 3 A. This VTT linear regulator employs ultimate fast response feedback loop so that small ceramic capacitors are enough to keep tracking the VTTREF within ±40 mV at all conditions including fast load transient. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitor(s) as a separate trace from VTT pin. For stable operation, total capacitance of the VTT output terminal can be equal to or greater than 20 μF. It is recommended to attach two 10-μF ceramic capacitors in parallel to minimize the effect of ESR and ESL. If ESR

of the output capacitor is greater than 2 mΩ, insert an RC filter between the output and the VTTSNS input to achieve loop stability. The RC filter time constant should be almost the same or slightly lower than the time constant made by the output capacitor and its ESR. VTTREF block consists of on-chip 1/2 divider, LPF and buffer. This regulator also has sink and source capability up to 10 mA. Bypass VTTREF to GND by a 0.033-μF ceramic capacitor for stable operation.

When VTT is not required in the design, following treatment is strongly recommended.
- Connect VLDOIN to VDDQSNS.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND and MODE to GND (Non-tracking discharge mode as shown in Table 3)
- Maintain a 0.033-μF capacitor connected at VTTREF.
- Pull down S3 to GND with 1 kΩ of resistance.

A typical circuit for this application is shown in Figure 34

Figure 34. Application Circuit When VTT Is Not Required

8.3.8 Controling Outputs Using the S3 and S5 Pins

In the DDR, DDR2, DDR3, LPDDR3 or DDR4 memory applications, it is important to maintain the VDDQ voltage level higher than VTT (or VTTREF) voltage including both start-up and shutdown. The TPS51116 device provides this management by simply connecting both the S3 and S5 pins to the sleep-mode signals such as SLP_S3 and SLP_S5 in the notebook PC system. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3 = S5 = high). In S3 state (S3 = low, S5 = high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance (high-Z) state. The VTT output is floated and does not sink or source current in this state. In S4/S5 states (S3 = S5 = low), all of the three outputs are disabled. Outputs are discharged to ground according to the discharge mode selected by MODE pin (see *VDDQ and VTT Discharge Control* section). Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 2)

Table 2. Sleep Mode Control Using the S3 and S5 Pins

STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF (High-Z)
S4/S5	LO	LO	OFF (Discharge)	Off (Discharge)	OFF (Discharge)

8.3.9 Soft-Start Function and Powergood Status

The soft-start function of the SMPS is achieved by ramping up reference voltage and two-stage current clamp. At the starting point, the reference voltage is set to 650 mV (87% of its target value) and the overcurrent threshold is set half of the nominal value. When UVP comparator detects VDDQ become greater than 80% of the target, the reference voltage is raised toward 750 mV using internal 4-bit DAC. This takes approximately 85 μs. The overcurrent threshold is released to nominal value at the end of this period. The powergood signal waits another 45 μs after the reference voltage reaches 750 mV and the VDDQ voltage becomes good (above 95% of the target voltage), then turns off powergood open-drain MOSFET.

The soft-start function of the VTT LDO is achieved by current clamp. The current limit threshold is also changed in two stages using an internal powergood signal dedicated for LDO. During VTT is below the powergood threshold, the current limit level is cut into 60% (2.2 A).This allows the output capacitors to be charged with low and constant current that gives linear ramp up of the output. When the output comes up to the good state, the overcurrent limit level is released to normal value (3.8 A). The device has an independent counter for each output, but the PGOOD signal indicates the status of VDDQ only and does not indicate VTT powergood status externally. See Figure 35.


Figure 35. VDDQ Soft-Start and Powergood Timing

Soft-start duration, t_{VDDQSS}, t_{VTTSS} are functions of output capacitances.

$$t_{VDDQSS} = \frac{2 \times C_{VDDQ} \times V_{VDDQ} \times 0.8}{I_{VDDQOCP}} + 85\,\mu s$$

where

- $I_{VDDQOCP}$ is the current limit value for VDDQ switcher calculated by Equation 5   (2)

$$t_{VTTSS} = \frac{C_{VTT} \times V_{VTT}}{I_{VTTOCL}}$$

where

- $I_{VTTOCL} = 2.2\ A$ (typ)   (3)

In both Equation 2 and Equation 3 , no load current during start-up are assumed. Note that both switchers and the LDO do not start up with full load condition.

8.3.10 VDDQ and VTT Discharge Control

The TPS51116 device discharges VDDQ, VTTREF and VTT outputs when S3 and S5 are both low. There are two different discharge modes. The discharge mode can be set by connecting MODE pin as shown in Table 3.

Table 3. Discharge Selection

MODE	DISCHARGE MODE
V5IN	No discharge
VDDQ	Tracking discharge
GND	Non-tracking discharge

When in tracking-discharge mode, the device discharges outputs through the internal VTT regulator transistors and VTT output tracks half of VDDQ voltage during this discharge. Note that VDDQ discharge current flows via VLDOIN to LDOGND thus VLDOIN must be connected to VDDQ output in this mode. The internal LDO can handle up to 3 A and discharge quickly. After VDDQ is discharged down to 0.2 V, the internal LDO is turned off and the operation mode is changed to the non-tracking-discharge mode.

When in non-tracking-discharge mode, teh device discharges outputs using internal MOSFETs which are connected to VDDQSNS and VTT. The current capability of these MOSFETs are limited to discharge slowly. Note that VDDQ discharge current flows from VDDQSNS to PGND in this mode. In no discharge mode, the device does not discharge any output charge.

8.3.11 Current Protection for VDDQ

The SMPS has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller keeps the OFF state during the inductor current is larger than the overcurrent trip level. The trip level and current sense scheme are determined by CS pin connection (see *Current Sensing Scheme* section). For resistor sensing scheme, the trip level, V_{TRIP}, is fixed value of 60 mV.

For $R_{DS(on)}$ sensing scheme, CS terminal sinks 10 μA and the trip level is set to the voltage across this R_{TRIP} resistor.

$$V_{TRIP} \text{ (mV)} = R_{TRIP} \text{ (k}\Omega\text{)} \times 10 \text{ (μA)}$$

(4)

As the comparison is done during the *OFF* state, V_{TRIP} sets valley level of the inductor current. Thus, the load current at overcurrent threshold, I_{OCP}, can be calculated as shown in Equation 5.

$$I_{OCP} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{I_{RIPPLE}}{2} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

(5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. If the output voltage becomes less than Powergood level, the V_{TRIP} is cut into half and the output voltage tends to be even lower. Eventually, it crosses the undervoltage protection threshold and shutdown.

8.3.12 Current Protection for VTT

The LDO has an internally fixed constant overcurrent limiting of 3.8 A while operating at normal condition. This trip point is reduced to 2.2 A before the output voltage comes within ±5% of the target voltage or goes outside of ±10% of the target voltage.

8.3.13 Overvoltage and Undervoltage Protection for VDDQ

TPS51116 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. If VDDQSET is connected to V5IN or GND, the feedback voltage is made by an internal resistor divider inside VDDQSNS pin. If an external resistor divider is connected to VDDQSET pin, the feedback voltage is VDDQSET voltage itself. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

The device monitors the VDDQSNS pin voltage directly and if it becomes greater than 4 V, it turns off the high-side MOSFET driver. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 32 cycles, TPS51116 latches OFF both top and low-side MOSFETs. This function is enabled after 1007 cycles of SMPS operation to ensure startup.

8.3.14 Undervoltage Lockout (UVLO) Protection, V5IN (PWP), V5FILT (RGE)

The device has 5-V supply undervoltage lockout protection (UVLO). When the V5IN (PWP) voltage or V5FILT (RGE) voltage is lower than UVLO threshold voltage, SMPS, VTTLDO and VTTREF are shut off. This is a non-latch protection.

8.3.15 Input Capacitor, V5IN (PWP), V5FILT (RGE)

Add a ceramic capacitor with a value between 1.0 μF and 4.7 μF placed close to the V5IN (PWP) pin or V5FILT (RGE) pin to stabilize 5 V from any parasitic impedance from the supply.

8.3.16 Thermal Shutdown

TPS51116 monitors the temperature of itself. If the temperature exceeds the threshold value, 160°C (typ), SMPS, VTTLDO and VTTREF are shut off. This is a non-latch protection and the operation is resumed when the device is cooled down by about 10°C.

8.4 Device Functional Modes

8.4.1 VDDQ SMPS, Dual PWM Operation Modes

The main control loop of the SMPS is designed as an adaptive on-time pulse width modulation (PWM) controller. It supports two control schemes which are a current mode and a proprietary D-CAP™ mode. D-CAP™ mode uses internal compensation circuit and is suitable for low external component count configuration with an appropriate amount of ESR at the output capacitor(s). Current mode control has more flexibility, using external compensation network, and can be used to achieve stable operation with very low ESR capacitor(s) such as ceramic or specialty polymer capacitors.

These control modes are selected by the COMP terminal connection. If the COMP pin is connected to V5IN, TPS51116 works in the D-CAP™ mode, otherwise it works in the current mode. VDDQ output voltage is monitored at a feedback point voltage. If VDDQSET is connected to V5IN or GND, this feedback point is the output of the internal resistor divider inside VDDQSNS pin. If an external resistor divider is connected to VDDQSET pin, VDDQSET pin itself becomes the feedback point (see *VDDQ Output Voltage Selection* section).

At the beginning of each cycle, the synchronous high-side MOSFET is turned on, or becomes *ON* state. This MOSFET is turned off, or becomes *OFF* state, after internal one shot timer expires. This one shot is determined by V_{IN} and V_{OUT} to keep frequency fairly constant over input voltage range, hence it is called adaptive on-time control (see *PWM Frequency and Adaptive On-Time Control* section). The MOSFET is turned on again when feedback information indicates insufficient output voltage and inductor current information indicates below the overcurrent limit. Repeating operation in this manner, the controller regulates the output voltage. The synchronous low-side or the *rectifying* MOSFET is turned on each *OFF* state to keep the conduction loss minimum. The rectifying MOSFET is turned off when inductor current information detects zero level. This enables seamless transition to the reduced frequency operation at light load condition so that high efficiency is kept over broad range of load current.

Device Functional Modes (continued)

In the current mode control scheme, the transconductance amplifier generates a target current level corresponding to the voltage difference between the feedback point and the internal 750 mV reference. During the *OFF* state, the PWM comparator monitors the inductor current signal as well as this target current level, and when the inductor current signal comes lower than the target current level, the comparator provides *SET* signal to initiate the next *ON* state. The voltage feedback gain is adjustable outside the controller device to support various types of output MOSFETs and capacitors. In D-CAP mode, the transconductance amplifier is disabled and the PWM comparator compares the feedback point voltage and the internal 750-mV reference during the *OFF* state. When the feedback point comes lower than the reference voltage, the comparator provides *SET* signal to initiate the next *ON* state.

8.4.2 Current Mode Operation

A buck converter using current mode operation can be partitioned into three portions, a voltage divider, an error amplifier and a switching modulator. By linearizing the switching modulator, we can derive the transfer function of the whole system. Because current mode scheme directly controls the inductor current, the modulator can be linearized as shown in Figure 36.


Figure 36. Linearizing the Modulator

In this example, the inductor is located inside the local feedback loop and its inductance does not appear in the small signal model. As a result, a modulated current source including the power inductor can be modeled as a current source with its transconductance of $1/R_S$ and the output capacitor represent the modulator portion. This simplified model is applicable in the frequency space up to approximately a half of the switching frequency. One note is, although the inductance has no influence to small signal model, it has influence to the large signal model as it limits slew rate of the current source. This means the buck converter's load transient response, one of the large signal behaviors, can be improved by using smaller inductance without affecting the loop stability.

Equation 6 describes the total open loop transfer function of the entire system.

$$H(s) = H_1(s) \times H_2(s) \times H_3(s)$$

(6)

Assuming $R_L \gg ESR$, $R_O \gg R_C$ and $C_C \gg C_{C2}$, each transfer function of the three blocks is shown starting with Equation 7.

$$H_1(s) = \frac{R2}{(R2 + R1)}$$

(7)

$$H_2(s) = -\,gm \times \frac{R_O\left(1 + s \times C_C \times R_C\right)}{\left(1 + s \times C_C \times R_O\right)\left(1 + s \times C_{C2} \times R_C\right)}$$

(8)

Product Folder Links: *TPS51116*

Device Functional Modes (continued)

$$H_3(s) = \frac{(1 + s \times C_O \times ESR)}{\left(1 + s \times C_O \times RL\right)} \times \frac{RL}{R_S}$$

(9)

There are three poles and two zeros in H(s). Each pole and zero is given by the following five equations.

$$\omega_{P1} = \frac{1}{\left(C_C \times R_O\right)}$$

(10)

$$\omega_{P2} = \frac{1}{\left(C_O \times RL\right)}$$

(11)

$$\omega_{P3} = \frac{1}{\left(C_{C2} \times R_C\right)}$$

(12)

$$\omega_{Z1} = \frac{1}{\left(C_C \times R_C\right)}$$

(13)

$$\omega_{Z2} = \frac{1}{\left(C_O \times ESR\right)}$$

(14)

Usually, each frequency of those poles and zeros is lower than the 0 dB frequency, f_0. However, the f_0 should be kept under 1/3 of the switching frequency to avoid effect of switching circuit delay. Equation 15 calculates the 0 dB frequency, f_0.

$$f_0 = \frac{1}{2\pi} \times \frac{R1}{R1 + R2} \times \frac{gm}{C_O} \times \frac{R_C}{R_S} = \frac{1}{2\pi} \times \frac{0.75}{V_{OUT}} \times \frac{gm}{C_O} \times \frac{R_C}{R_S}$$

(15)

8.4.3 D-CAP™ Mode Operation

Figure 37 shows a simplified schematic of a buck converter application operating in D-CAP™ mode.


Figure 37. Linearizing the Modulator

The PWM comparator compares the VDDQSNS voltage divided by R1 and R2 with internal reference voltage, and determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on cycle (or the end of off cycle) substantially constant. The DC output voltage may have line regulation due to ripple amplitude that slightly increases as the input voltage increase.

f_0, must be lower than 1/3 of the switching frequency. Equation 16 defines the 0-dB frequency calculation.

$$f_0 = \frac{1}{2\pi \times ESR \times C_O} \leq \frac{f_{SW}}{3}$$

(16)

Product Folder Links: *TPS51116*

Device Functional Modes (continued)

Because the 0-dB frequency, f_0 is determined solely by the output capacitor characteristics, loop stability of D-CAP™ mode is determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have C_O in the order of several 100 μF and ESR in range of 10 mΩ. These makes f_0 on the order of 100 kHz or less and the loop is then stable. However, ceramic capacitors have f_0 at more than 700 kHz, which is not suitable for this operational mode.

Although D-CAP™ mode design provides many advantages such as ease-of-use, minimum external components configuration and extremely short response time, due to not employing an error amplifier in the loop, sufficient amount of feedback signal needs to be provided by external circuit to reduce jitter level.

The required signal level is approximately 15 mV at comparing point. This gives $V_{RIPPLE} = (V_{OUT}/0.75)$ x 15 (mV) at the output node. The output capacitor's ESR should meet this requirement.

The external components selection is simple for applications that operate in D-CAP™ mode.
1. **Choose inductor.** Inductor selection for DCAP mode operation is the same as for current mode operation. Please refer to the instructions in the Current Mode Operation section.
2. **Choose output capacitor(s).** Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet required ripple voltage above. Equation 17 shows an approximation calculation.

$$ESR = \frac{V_{OUT} \times 0.015}{I_{RIPPLE} \times 0.75} \approx \frac{V_{OUT}}{I_{OUT(max)}} \times 60 \ [m\Omega]$$

(17)

Submit Documentation Feedback

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

9.2 DDR3 Application With Current Mode

Figure 38. DDR3 Current Mode Application Schematic

9.2.1 Design Requirements

Table 4. Design Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage		4.5	12	28	V
V_{V5IN}	V5IN voltage			5		V
V_{VDDQ}	VDDQ output voltage	DDR3		1.5		V
I_{VDDQ}	VDDQ output current		0		10	A
V_{VTT}	VTT output voltage			0.75		V
I_{VTT}	VTT output current	DDR3, V_{VTT} = 0.75 V	−3		3	A

Product Folder Links: *TPS51116*

9.2.2 Detailed Design Procedure

9.2.2.1 Pin Connections

In current mode configuration, the COMP pin is connect to ground via compensation network. The VDDQSET pin is connect to a resistor divider to set VDDQ voltage at 1.5 V. In this design, the $R_{DS(on)}$ of low side switch is used for current sense, therefore the CS pin connected to V5IN via a resistor. The MODE pin is connected to VDDQ to select tracking discharge mode.

9.2.2.2 Choose the inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current.

$$L = \frac{1}{I_{IND(ripple)} \times f} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{2}{I_{OUT(max)} \times f} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} \tag{18}$$

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated as shown in Equation 19.

$$I_{IND(peak)} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{L \times f} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} \tag{19}$$

9.2.2.3 Choose rectifying (low-side) MOSFET

When $R_{DS(on)}$ sensing scheme is selected, the rectifying MOSFET's on-resistance is used as this R_S so that lower $R_{DS(on)}$ does not always promise better performance. In order to clearly detect inductor current, minimum R_S recommended is to give 15 mV or larger ripple voltage with the inductor ripple current. This promises smooth transition from CCM to DCM or vice versa. Upper side of the $R_{DS(on)}$ is of course restricted by the efficiency requirement, and usually this resistance affects efficiency more at high-load conditions. When using external resistor current sensing, there is no restriction for low $R_{DS(on)}$. However, the current sensing resistance R_S itself affects the efficiency

9.2.2.4 Choose output capacitance

When organic semiconductor capacitors (OS-CON) or specialty polymer capacitors (SP-CAP) are used, ESR to achieve required ripple value at stable state or transient load conditions determines the amount of capacitor(s) need, and capacitance is then enough to satisfy stable operation. The peak-to-peak ripple value can be estimated by ESR times the inductor ripple current for stable state, or ESR times the load current step for a fast transient load response. When ceramic capacitor(s) are used, the ESR is usually small enough to meet ripple requirement. In contrast, transient undershoot and overshoot driven by output capacitance becomes the key factor in determining the capacitor(s) required.

9.2.2.5 Determine f_0 and calculate R_C

Use Equation 20 to and calculate R_C. A higher R_C value shows faster transient response in cost of unstableness. If the transient response is not enough even with high R_C value, try increasing the out put capacitance. The recommended f_0 value is $f_{OSC}/4$.

$$R_C \leq 2\pi \times f_0 \times \frac{V_{OUT}}{0.75} \times \frac{C_O}{gm} \times R_S \tag{20}$$

$$R_C = 2.8 \times V_{OUT} \times C_O \, [\mu F] \times R_S \, [m\Omega] \tag{21}$$

9.2.2.6 Calculate C_{C2}

This capacitance acts to cancel zero caused by ESR of the output capacitor. When ceramic capacitors are used, there is no need for capacitor C_{C2}.

$$\omega_{z2} = \frac{1}{\left(C_O \times ESR\right)} = \omega_{p3} = \frac{1}{\left(C_{C2} \times R_C\right)} \tag{22}$$

$$C_{C2} = \frac{C_O \times ESR}{R_C}$$

(23)

9.2.2.7 Calculate C_C.

The purpose of C_C is to cut DC component to obtain high DC feedback gain. However, as it causes phase delay, another zero to cancel this effect at f_0 frequency is need. This zero, $\omega z1$, is determined by C_C and R_C. Recommended $\omega z1$ is 10 times lower to the f_0 frequency.

$$f_{z1} = \frac{1}{2\pi \times C_C \times R_C} = \frac{f_0}{10}$$

(24)

9.2.2.8 Determine the value of R1 and R2.

These two resistor values are required when using adjustable mode,

$$R1 = \frac{V_{OUT} - 0.75}{0.75} \times R2$$

(25)

9.2.3 Application Curves

DDR3

$V_{IN} = 12$ V

Current Mode

$I_{OUT} = 10$ A

Figure 39. Statup Waveforms

DDR3

$V_{IN} = 12$ V

Current Mode

$I_{OUT} = 1$ A

Figure 40. Shutdown Waveforms

Product Folder Links: *TPS51116*

DDR3

V_{IN} = 12 V

Current Mode

I_{OUT} = 1 A

Figure 41. Output Ripple

DDR3

f_{SWN} = 400 kHz

Current Mode

Figure 42. Efficiency vs Output Current

9.3 DDR3 Application With D−CAP™ Mode

Figure 43. DDR3 DCAP Mode Application Schematic

9.3.1 Design Requirements

Table 5. Design Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage		4.5	12	28	V
V_{V5IN}	V5IN voltage			5		V
V_{VDDQ}	VDDQ output voltage	DDR3		1.5		V
I_{VDDQ}	VDDQ output current		0		10	A
V_{VTT}	VTT output voltage			0.75		V
I_{VTT}	VTT output current	DDR3, V_{VTT} = 0.75 V	−3		3	A

9.3.2 Detailed Design Procedure

The general design procedure is the same as that for the current mode design example described in Detailed Design Procedure.

9.3.2.1 Pin Connections

In D−CAP™ mode configuration, the COMP pin is connect to V5IN. The VDDQSET pin is connect to a resistor divider to set VDDQ voltage at 1.5 V. In this design, the $R_{DS(on)}$ of low side switch is used for current sense, therefore the CS pin connected to V5IN via a resistor. The MODE pin is connected to VDDQ to select tracking discharge mode.

9.3.2.2 Choose the Components

Refer to the instructions in the current mode design example to choose inductor, MOSFETs. Organic semiconductor capacitor or polymer capacitor are recommended for D−CAP™ mode design. The output ripple should be larger than (V_{OUT}/0.75) x 15 (mV). In this design, two pieces of 150 μF PSCAP capacitors with 45 mΩ ESR are selected.

9.3.3 Application Curves

DDR3

V_{IN} = 12 V

DCAP Mode

I_{OUT} = 10 A

Figure 44. Startup Waveforms

DDR3

V_{IN} = 12 V

DCAP Mode

I_{OUT} = 1 A

Figure 45. Shutdown Waveforms

DDR3

V_{IN} = 12 V

DCAP Mode

I_{OUT} = 10 A

Figure 46. VDDQ Output Ripple

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply between 3 V and 28 V. There are input voltage and switch node voltage limitations from the MOSFET. A separate 5-V power supply is required for the internal circuits and MOSFET gate drivers of the device.

11 Layout

11.1 Layout Guidelines

Consider these guidelines before designing a layout using the TPS51116 device.

- PCB trace defined as LL node, which connects to source of switching MOSFET, drain of rectifying MOSFET and high-voltage side of the inductor, should be as short and wide as possible.
- Consider adding a small snubber circuit, consisting of a 3-Ω resitor and a 1-nF capacitor, between LL and PGND in case a high-frequency surge is observed on the LL voltage waveform.
- All sensitive analog traces such as VDDQSNS, VTTSNS and CS should placed away from high-voltage switching nodes such as LL, DRVL or DRVH nodes to avoid coupling.
- VLDOIN should be connected to VDDQ output with short and wide trace. If different power source is used for VLDOIN, an input bypass capacitor should be placed to the pin as close as possible with short and wide connection.
- The output capacitor for VTT should be placed close to the pin with short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of VTT output capacitor(s) as a separate trace from the high current power line and is strongly recommended to avoid additional ESR and/or ESL. If it is needed to sense the voltage of the point of the load, it is recommended to attach the output capacitor(s) at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and the output capacitor(s).
- Consider adding LPF at VTTSNS when the ESR of the VTT output capacitor(s) is larger than 2 mΩ.
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines.
- Negative node of VTT output capacitor(s) and VTTREF capacitor should be tied together by avoiding common impedance to the high current path of the VTT source/sink current.
- GND (Signal GND) pin node represents the reference potential for VTTREF and VTT outputs. Connect GND to negative nodes of VTT capacitor(s), VTTREF capacitor and VDDQ capacitor(s) with care to avoid additional ESR and/or ESL. GND and PGND (power ground) should be connected together at a single point.
- Connect CS_GND (RGE) to source of rectifying MOSFET using Kevin connection. Avoid common trace for high-current paths such as the MOSFET to the output capacitors or the PGND to the MOSFET trace. When using an external current sense resistor, apply the same care and connect it to the positive side (ground side) of the resistor.
- PGND is the return path for rectifying MOSFET gate drive. Use 0.65 mm (25 mil) or wider trace. Connect to source of rectifying MOSFET with shortest possible path.
- Place a V5FILT filter capacitor (RGE) close to the device, within 12 mm (0.5 inches) if possible.
- The trace from the CS pin should avoid high-voltage switching nodes such as those for LL, VBST, DRVH, DRVL or PGOOD.
- In order to effectively remove heat from the package, prepare thermal land and solder to the package's thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Include numerous vias with a 0.33-mm diameter connected from the thermal land to the internal and solder-side ground plane(s) to enhance heat dissipation.

11.2 Layout Example

Figure 47. Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

D-CAP, PowerPAD, E2E are trademarks of Texas Instruments.

12.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51116PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116	Samples
TPS51116PWPG4	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116	Samples
TPS51116PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116	Samples
TPS51116PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116	Samples
TPS51116RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116	Samples
TPS51116RGERG4	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116	Samples
TPS51116RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS51116 :**

● Enhanced Product : TPS51116-EP

NOTE: Qualified Version Definitions:

● Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51116PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS51116RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51116RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51116PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS51116RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS51116RGET	VQFN	RGE	24	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS51116PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS51116PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H

TEXAS
INSTRUMENTS

A

4.1
3.9

B

PIN 1 INDEX AREA

4.1
3.9

0.5
0.3

0.3
0.2

DETAIL
OPTIONAL TERMINAL
TYPICAL

1 MAX

0.05
0.00

C

SEATING PLANE

0.08 C

2X 2.5

□ 2.45 ± 0.1

7

12

SEE TERMINAL
DETAIL

EXPOSED
THERMAL PAD

6

13

2X
2.5

25

SYMM

20X 0.5

1

18

24X 0.3
0.2

PIN 1 ID
(OPTIONAL)

24

SYMM

19

⊕ 0.1 Ⓜ C A B
0.05 Ⓜ

24X 0.5
0.3

(0.2) TYP

4219013/A   05/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

RGE0024B

(□ 2.45)

SYMM
₵

24X (0.6)

24X (0.25)

(R0.05)
TYP

20X (0.5)

(⌀ 0.2) TYP
VIA

25

SYMM
₵

(3.8)

(0.975) TYP

(3.8)

24

19

1

18

6

13

7

12

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

0.07 MAX
ALL AROUND

METAL

EXPOSED
METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

SOLDER MASK
OPENING

EXPOSED
METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4219013/A   05/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

4X (□ 1.08)

(0.64) TYP

24

19

24X (0.6)

1

25

18

24X (0.25)

(R0.05) TYP

(0.64) TYP

SYMM ℄

(3.8)

20X (0.5)

6

13

METAL TYP

7

12

SYMM ℄

(3.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219013/A   05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PWP (R-PDSO-G20)   PowerPAD™ PLASTIC SMALL OUTLINE

4073225-4/I 05/11

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
            Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
            recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
        E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
        E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

PWP (R–PDSO–G20)   PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

20   11

0.30 MAX.

$\frac{2,40}{1,61}$ 1.15 MAX. /B\

Exposed Thermal Pad

1   10

$\frac{3,40}{2,61}$

Top View

Exposed Thermal Pad Dimensions

4206332–15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

/B\ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

TEXAS INSTRUMENTS
www.ti.com

PWP (R−PDSO−G20)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

15xØ0,3

12x1,3

18x0,65

Increasing copper area will
enhance thermal performance
(See Note D)

20x0,25

1,55

10x1,3

5,6

2,4 3,4

5,6

(See Note E) Y

X

2,4

3,7

18x0,65

Solder Mask
Over Copper

Example Solder Mask
Defined Pad
(See Note C, D)

3,7

6,5

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,3

1,6

0,07
All Around

Pad Geometry

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.9	2.7
0.127mm	3.7	2.4
0.152mm	3.5	2.2
0.178mm	3.3	2.1

4207609−8/W 09/15

NOTES: A. All linear dimensions are in millimeters.
    B. This drawing is subject to change without notice.
    C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
    D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
        Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
        for specific thermal information, via requirements, and recommended board layout. These documents are available at
        www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
    E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
        contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
        metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
    F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Texas
Instruments
www.ti.com

IMPORTANT NOTICE AND DISCLAIMER