
SLCS128F - APRIL 1996 - REVISED JUNE 2007

- Low-Voltage and Single-Supply Operation
   V<sub>CC</sub> = 2 V to 7 V
- Common-Mode Voltage Range Includes Ground
- Fast Response Time . . . 0.7 μs Typ
- Low Supply Current . . . 80 μA Typ and 150 μA Max
- Fully Specified at 3-V and 5-V Supply Voltages



### description/ordering informaton

The TLV1391 is a differential comparator built using a Texas Instruments low-voltage, high-speed bipolar process. These devices have been developed specifically for low-voltage, single-supply applications. Their enhanced performance makes them excellent replacements for the LM393 in the improved 3-V and 5-V system designs.


The TLV1391, with its typical supply current of only 80  $\mu$ A, is ideal for low-power systems. Response time also has been improved to 0.7  $\mu$ s.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE	<u>:</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>‡</sup>
000 to 7000	COT OO F (DD)/\	Reel of 3000	TLV1391CDBVR	Van
−0°C to 70°C	SOT-23-5 (DBV)	Reel of 250	TLV1391CDBVT	Y3D_
4000 to 0500	COT OO F (DD)/\	Reel of 3000	TLV1391IDBVR	Voc
–40°C to 85°C	SOT-23-5 (DBV)	Reel of 250	TLV1391IDBVT	Y3E_

<sup>&</sup>lt;sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### symbol (each comparator)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



<sup>&</sup>lt;sup>‡</sup> The actual top-side marking has one additional character that designates the wafer fab/assembly site.

# equivalent schematic



COMPONENT	COMPONENT COUNT						
Transistors	26						
Resistors	1						
Diodes	4						
Epi-FET	1						



# TLV1391 SINGLE DIFFERENTIAL COMPARATORS

SLCS128F - APRIL 1996 - REVISED JUNE 2007

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	±7 V
Input voltage range, V <sub>I</sub> (any input)	–0.3 V to V <sub>CC</sub>
Output voltage, V <sub>O</sub>	7 V
Output current, I <sub>O</sub> (each output)	20 mA
Duration of short-circuit current to GND (see Note 3)	Unlimited
Package thermal impedance, $\theta_{JA}$ (see Note 4 and 5)	206°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network GND.
  - 2. Differential voltages are at the noninverting input with respect to the inverting input.
  - 3. Short circuits from the outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction of the chip.
  - 4. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

# recommended operating conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	7	V
_	Operating free-air temperature	391C	0	70	00
1A	TLV13	3911	-40	85	°C



# TLV1391 SINGLE DIFFERENTIAL COMPARATORS

SLCS128F - APRIL 1996 - REVISED JUNE 2007

# electrical characteristics, $V_{CC} = 3 V$

	PARAMETER	TEST	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
V	loon it offert welleng	V 44V	V V (min)	25°C		1.5	5	\/	
$V_{IO}$	Input offset voltage	$V_0 = 1.4 V,$	$V_{IC} = V_{ICR}(min)$	Full range			9	mV	
V	V <sub>ICR</sub> Common-mode input voltage range			25°C	0 to V <sub>CC</sub> -1.5	0 to V <sub>CC</sub> -1.2		V	
V <sub>ICR</sub>	Common mode input voltage range			Full range	0 to V <sub>CC</sub> -2			V	
$V_{OL}$	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 500  \mu A$	Full range		120	300	mV	
	Input offset current	V 44V		25°C		5	50	A	
IO		$V_0 = 1.4 \text{ V}$		Full range			150	nA	
		V 44V		25°C		-40	-250		
I <sub>IB</sub>	Input bias current	$V_0 = 1.4 \text{ V}$		Full range			-400	nA	
		$V_{ID} = 1 V$ ,	V <sub>OH</sub> = 3 V	25°C		0.1			
Іон	High-level output current	$V_{ID} = 1 V$ ,	V <sub>OH</sub> = 5 V	Full range			100	nA	
l <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	25°C	500			μΑ	
		,, ,,		25°C		80	125		
I <sub>CC(H)</sub>	High-level supply current	$V_O = V_{OH}$		Full range			150	μΑ	
	Low level cumply current	V V		25°C		80	125		
I <sub>CC(L)</sub>	Low-level supply current	$V_O = V_{OL}$		Full range			150	μΑ	

# switching characteristics, $V_{CC}$ = 3 V, $C_L$ = 15 pF $^\dagger,\,T_A$ = 25 $^\circ C$

PARAMETER	TEST CONDITION	DNS	TYP	UNIT
Response time	100-mV input step with 5-mV overdrive,	$R_L = 5.1 \text{ k}\Omega$	0.7	μs

<sup>&</sup>lt;sup>†</sup> C<sub>L</sub> includes the probe and jig capacitance.



# electrical characteristics, $V_{CC} = 5 V$


	PARAMETER	TEST	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land offertualtens	V 44V	V V (main)	25°C		1.5	5	\/	
V <sub>IO</sub>	Input offset voltage	$V_0 = 1.4 V,$	$V_{IC} = V_{ICR}(min)$	Full range			9	mV	
V Common mode input veltage vange				25°C	0 to V <sub>CC</sub> -1.5	0 to V <sub>CC</sub> -1.2		V	
V <sub>ICR</sub>	Common-mode input voltage range			Full range	0 to V <sub>CC</sub> -2			V	
$V_{OL}$	Low-level output voltage	$V_{ID} = -1 V$ ,	$I_{OL} = 500 \mu A$	Full range		120	300	mV	
l .	I <sub>IO</sub> Input offset current	land offe at account		· · · · · · · · · · · · · · · · · · ·			5	50	<b>~</b> ^
IO		$V_0 = 1.4 \text{ V}$		Full range			150	nA	
	land the amount	V 44V				-40	-250	A	
I <sub>IB</sub>	Input bias current	$V_0 = 1.4 \text{ V}$		Full range			-400	nA	
	I Park Tarrel and and annual	$V_{ID} = 1 V$ ,	V <sub>OH</sub> = 3 V	25°C		0.1		A	
Іон	High-level output current	$V_{ID} = 1 V$ ,	V <sub>OH</sub> = 5 V	Full range			100	nA	
I <sub>OL</sub>	Low-level output current	$V_{ID} = -1 V$ ,	V <sub>OL</sub> = 1.5 V	25°C	600			μΑ	
	High level events events	V V		25°C		100	150		
I <sub>CC(H)</sub>	High-level supply current	$V_O = V_{OH}$		Full range			175	μΑ	
	Low lovel cumby cumont	V V		25°C		100	150		
I <sub>CC(L)</sub>	Low-level supply current	$V_O = V_{OL}$		Full range			175	μΑ	

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF†, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS		TYP	UNIT
Doonanaa kima	100-mV input step with 5-mV overdrive,	$R_L = 5.1 \text{ k}\Omega$	0.65	
Response time	TTL-level input step,	$R_L = 5.1 \text{ k}\Omega$	0.18	μs

<sup>†</sup> C<sub>L</sub> includes the probe and jig capacitance.

#### TYPICAL CHARACTERISTICS








Figure 2




Figure 3




Figure 4





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material (6)	(3)		(4/5)	
TLV1391CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	(Y3D6, Y3DG, Y3DJ)	Samples
TLV1391CDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	Y3DG	Samples
TLV1391CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	(Y3DB, Y3DG, Y3DJ)	Samples
TLV1391IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(Y3E6, Y3EB, Y3EJ)	Samples
TLV1391IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(Y3EB, Y3EJ)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 9-Aug-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1391CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV1391CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV1391CDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV1391CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV1391CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV1391IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV1391IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV1391IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



www.ti.com 9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1391CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV1391CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV1391CDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV1391CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV1391CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV1391IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV1391IDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TLV1391IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated