

THIS SPEC IS OBSOLETE

Spec No: 001-88297

Spec Title: CY2XF327, HIGH-PERFORMANCE CMOS OSCILLATOR WITH FREQUENCY MARGINING - PIN CONTROL

Replaced by: NONE



CY2XF327

High-Performance CMOS Oscillator with Frequency Margining - Pin Control

Features


- Crystal oscillator with CMOS output
- Output frequency from 8 MHz to 200 MHz
- Two frequency margining control pins (FS0, FS1)
- Output enable or power-down function
- Factory configured or field programmable
- Integrated phase-locked loop (PLL)
- Supply voltage: 3.3 V or 2.5 V
- Pb-free package: 7.0 × 5.0 mm LCC
- Commercial and industrial temperature ranges

Logic Block Diagram

Functional Description

The CY2XF327 is a high performance and high frequency crystal oscillator (XO). It uses a Cypress proprietary low noise PLL to synthesize the frequency from an integrated crystal. The output frequency can be changed via two select pins, allowing easy frequency margin testing in applications.

The CY2XF327 is available as a factory configured device or as a field programmable device.





Contents


Pin Definitions 3 Functional Overview 3 Programming Description 4 Field Programmable CY2XF327F 4 Factory Configured CY2XF327 4 Programming Variables 4 Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6 Switching Waveforms 7	Pinouts	3
Programming Description 4 Field Programmable CY2XF327F 4 Factory Configured CY2XF327 4 Programming Variables 4 Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Pin Definitions	3
Field Programmable CY2XF327F 4 Factory Configured CY2XF327 4 Programming Variables 4 Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Functional Overview	3
Factory Configured CY2XF327 4 Programming Variables 4 Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Programming Description	4
Programming Variables 4 Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Field Programmable CY2XF327F	4
Output Frequencies 4 Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 Operating Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Factory Configured CY2XF327	4
Pin 1: Output Enable or Power-down (OE/PD#) 4 Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 Operating Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Programming Variables	4
Supply Voltage 4 Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions 5 Operating Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Output Frequencies	4
Industrial versus Commercial Device Performance 4 Absolute Maximum Conditions	Pin 1: Output Enable or Power-down (OE/PD#)	4
Absolute Maximum Conditions 5 Operating Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Supply Voltage	4
Operating Conditions 5 DC Electrical Characteristics 5 AC Electrical Characteristics 6	Industrial versus Commercial Device Performance	4
DC Electrical Characteristics	Absolute Maximum Conditions	5
AC Electrical Characteristics6	Operating Conditions	5
Switching Waveforms	AC Electrical Characteristics	6
	Switching Waveforms	7

Ordering Information	8
Possible Configurations	8
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	10
Units of Measures	10
Document History Page	11
Sales, Solutions, and Legal Information	12
Worldwide Sales and Design Support	12
Products	12
PSoC® Solutions	12
Cypress Developer Community	12
Technical Support	



Pinouts

Figure 1. 6-pin Ceramic LCC pinout



Pin Definitions

6-pin Ceramic LCC

Pin	Name	ИО Туре	Description		
1	OE/PD#	CMOS Input	Output Enable or Power-down: Functionality is a programming option; see Table 2 and Table 3 for details.		
2, 5	FS1, FS0	CMOS Input	Frequency Select.		
4	CLK	CMOS Output	Clock Output.		
6	VDD	Power	Supply Voltage: 2.5 V or 3.3 V.		
3	VSS	Power	Ground.		

Functional Overview

The FS0 and FS1 pins select between four different output frequencies, as shown in Table 1. Frequency margining is a common application for this feature. One frequency is used for the standard operating mode of the device, while the other frequencies are available for margin testing, either during product development or in system manufacturing test.

Table 1. Frequency Select

FS1	FS0	Output Frequency
0	0	Frequency 0
0	1	Frequency 1
1	0	Frequency 2
1	1	Frequency 3

When changing the output frequency, the frequency transition is not guaranteed to be smooth. There can be frequency excursions beyond the start frequency and the new frequency. Glitches and runt pulses are possible, and time must be allowed for the PLL to relock.

Pin 1 is programmed to function as either OE (output enable) or PD# (power-down, active low). The OE function is used to enable or disable the CLK output very quickly, but it does not reduce core power consumption. The PD# function puts the device into a low power state, but the wake up takes longer because the PLL must reacquire lock. Details are shown in Table 2 and Table 3.

Table 2. Output Enable Operation

OE	PLL & Xtal Oscillator	Output Buffer
0	Active	Off
1	Active	On

Table 3. Power-down Operation

PD#	PLL & Xtal Oscillator	Output Buffer
0	Off	Off
1	Active	On



Programming Description

The CY2XF327 is a programmable device. Before being used in an application, it must be programmed with the output frequencies and other variables described in a later section. Two different device types are available, each with its own programming flow. They are described below.

Field Programmable CY2XF327F

Field programmable devices are shipped unprogrammed and must be programmed before being installed on a printed circuit board (PCB). Customers use CyberClocks[™] Online Software to specify the device configuration and generate a JEDEC (extension .jed) programming file. Programming of samples and prototype quantities is available using a Cypress programmer. Third party vendors manufacture programmers for small to large volume applications. Cypress's value added distribution partners also provide programming services. Field programmable devices are designated with an "F" in the part number. They are intended for quick prototyping and inventory reduction. The CY2XF327 is one time programmable (OTP).

The software is located at www.cyberclocksonline.com.

Factory Configured CY2XF327

For ready-to-use devices, the CY2XF327 is available with no field programming required. All requests are submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, the user receives a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders.

Programming Variables

Output Frequencies

The CY2XF327 is programmed with up to four independent output frequencies, which are then selected using the FS0 and FS1 pins. The device can synthesize frequencies to a resolution of one part per million (ppm), but the actual accuracy of the output frequency is limited by the accuracy of the integrated reference crystal.

Pin 1: Output Enable or Power-down (OE/PD#)

Pin 1 is programmed as either Output Enable (OE) or Power-down (PD#).

Supply Voltage

A programming option optimizes the CY2XF327 for either 2.5 V or 3.3 V supply voltage. A device programmed for a particular supply voltage is not guaranteed to meet specifications when operated at the other voltage.

Industrial versus Commercial Device Performance

Industrial and commercial devices have different internal crystals. This has a potentially significant impact on performance levels for applications requiring the lowest possible phase noise. CyberClocks Online Software displays expected performance for both options.

Table 4. Device Programming Variables

 Variable

 Output Frequency 0 (Power on default)

 Output Frequency 1

 Output Frequency 2

 Output Frequency 3

 Pin 1 Functionality (OE or PD#)

 Supply Voltage (2.5 V or 3.3 V)

 Temperature Range (Commercial or Industrial)



Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V _{DD}	Supply Voltage		-0.5	4.4	V
V _{IN} ^[1]	Input Voltage, DC	Relative to V _{SS}	-0.5	V _{DD} + 0.5	V
Τ _S	Temperature, Storage	Non operating	-55	135	°C
TJ	Temperature, Junction		-40	135	°C
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC STD 22-A114-B	2000	-	V
$\Theta_{JA}^{[2]}$	Thermal Resistance, Junction to Ambient	0 m/s airflow	6	4	°C/W

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V _{DD}	3.3 V Supply Voltage Range	3.135	3.3	3.465	V
	2.5 V Supply Voltage Range	2.375	2.5	2.625	V
T _{PU}	Power-up Time for V _{DD} to Reach Minimum Specified Voltage (Power Ramp is Monotonic)	0.05	-	500	ms
T _A	Ambient Temperature, Commercial	0	-	70	°C
	Ambient Temperature, Industrial	-40	-	85	°C
C _{LOAD}	Load Capacitance at CLK (>100 MHz)	-	-	10	pF
	Load Capacitance at CLK (≤100 MHz)	-	-	15	pF

DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{DD}	Operating Supply Current	V _{DD} = 3.465 V, OE/PD# = V _{DD} , output unloaded	-	-	110	mA
I _{SB}	Standby Supply Current	PD# = V _{SS}	-		200	μA
V _{OH}	Output High Voltage	V _{DD} = min, I _{OH} = –4 mA	0.9 × V _{DD}		-	V
V _{OL}	Output Low Voltage	V _{DD} = max, I _{OL} = 4 mA	-		0.1 × V _{DD}	V
I _{OZ}	Output Leakage Current	OE/PD# = V _{SS}	-35	-	35	μA
V _{IH}	Input High Voltage		0.7 × V _{DD}	-	-	V
V _{IL}	Input Low Voltage		-	-	0.3 × V _{DD}	V
I _{IH0}	Input High Current, OE/PD# Pin	Input = V _{DD}	-	_	115	μA
I _{IH1}	Input High Current, FS0 & FS1 Pins	Input = V _{DD}		-	10	μΑ
I _{ILO}	Input Low Current, OE/PD# Pin	Input = V _{SS}	-50	-	-	μA
I _{IL1}	Input Low Current, FS0 & FS1 Pin	Input = V _{SS}	-20	-	-	μA
C _{IN0} ^[3]	Input Capacitance, OE/PD# Pin		_	15	_	pF
C _{IN1} ^[3]	Input Capacitance, FS0 & FS1 Pin		_	4	-	pF

Notes

The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 Simulated. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has four layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.
 Not 100% tested, guaranteed by design and characterization.



AC Electrical Characteristics


Parameter ^[4]	Description	Condition	Min	Тур	Max	Unit
F _{OUT}	Output Frequency ^[5]		8	_	200	MHz
FSC	Frequency Stability, Commercial Devices ^[6]	$T_A = 0 \circ C$ to 70 $\circ C$	-	-	±35	ppm
FSI	Frequency Stability, Industrial Devices ^[6]	$T_A = -40 \text{ °C to } 85 \text{ °C}$	-	-	±55	ppm
AG	Aging, 10 Years		_	-	±15	ppm
T _{DC}	Output Duty Cycle	Measured at V _{DD} /2; see Figure 2	45	50	55	%
T _R	Output Rise Time	20% to 80% of V_{DD} , C_{LOAD} = 15 pF	_	0.7	1.5	ns
T _F	Output Fall Time	80% to 20% of V_{DD} , C_{LOAD} = 15 pF	_	0.8	1.5	ns
Т _{ОНZ}	Output Disable Time	Time from falling edge on OE to stopped outputs (Asynchronous)	-	-	100	ns
T _{OE}	Output Enable Time	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	-	100	ns
T _{LOCK}	Startup Time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}$ (min.) or from PD# rising edge	-	-	5	ms
T _{LFS}	Relock Time	Time for CLK to reach valid frequency from FS0 or FS1 pin change	-	_	1	ms

Notes

- A. Not 100% tested, guaranteed by design and characterization.
 5. This parameter is specified in CyberClocks Online software.
 6. Frequency stability is the maximum variation in frequency from F₀. It includes initial accuracy, plus variation from temperature and supply voltage.



Switching Waveforms





Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.


Part Number ^[7] Configuration		Package Description	Product Flow
Pb-free			
CY2XF327FLXCT	Field Programmable	6-pin Ceramic LCC SMD – Tape and Reel	Commercial, 0 °C to 70 °C
CY2XF327FLXIT	Field Programmable	6-pin Ceramic LCC SMD – Tape and Reel	Industrial, –40 °C to 85 °C

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE of Sales Representative for more information.

Possible Configurations

Part Number ^[7]	Configuration	Package Description	Product Flow
Pb-free			
CY2XF327LXCxxxT	Factory Configured	6-pin Ceramic LCC SMD – Tape and Reel	Commercial, 0 °C to 70 °C
CY2XF327LXIxxxT	Factory Configured	6-pin Ceramic LCC SMD – Tape and Reel	Industrial, –40 °C to 85 °C

Ordering Code Definitions




Note 7. "xxx" is a factory assigned code that identifies the programming option.



Package Diagram

Figure 5. 6-pin Ceramic LCC (5.0 × 7.0 × 1.80 mm) LZ06B Package Outline, 001-85862





Acronyms

Acronym	Description			
CLKOUT	Clock Output			
CMOS	Complementary Metal Oxide Semiconductor			
DPM	Die Pick Map			
EPROM	Erasable Programmable Read Only Memory			
LVDS	Low-Voltage Differential Signaling			
NTSC	National Television System Committee			
OE	Output Enable			
PAL	Phase Alternate Line			
PD	Power-Down			
PLL	Phase Locked Loop			
PPM	Parts Per Million			
TTL	Transistor-Transistor Logic			

Document Conventions

Units of Measures

Symbol	Unit of Measure			
°C	degrees Celsius			
kHz	kilohertz			
kΩ	kilohm			
MHz	megahertz			
MΩ	megaohm			
μA	microampere			
μs	microsecond			
μV	microvolt			
μVrms	microvolts root-mean-square			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
n∨	nanovolt			
Ω	ohm			





Document History Page

Document Title: CY2XF327, High-Performance CMOS Oscillator with Frequency Margining - Pin Control Document Number: 001-88297						
Revision	ECN	Submission Date	Description of Change			
**	4048808	09/03/2013	New data sheet.			
*A	5495139	10/26/2016	Updated to new template. Completing Sunset Review.			
*В	5732978	05/10/2017	Changed status from Preliminary to Final. Updated Ordering Information: Updated part numbers. Updated to new template.			
*C	6563840	04/13/2020	Obsolete this document, as the Part numbers are in EOL- Obsolete/ Prune state.			



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers		cypress.com/arm	
Automotive	cypress.com/automotive		
Clocks & Buffers	cypress.com/clocks		
Interface	сур	ress.com/interface	
Internet of Things		cypress.com/iot	
Memory	сур	ress.com/memory	
Microcontrollers		cypress.com/mcu	
PSoC		cypress.com/psoc	
Power Management ICs	cypress.com/pmic		
Touch Sensing	C	ypress.com/touch	
USB Controllers		cypress.com/usb	
Wireless Connectivity	cypress.com/wireless		

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software infininged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In edition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device," means any device or system whose failure could cause personal injury, death, or properly damage. Store and applications, and other medical devices. "Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.