
- Members of the Texas Instruments
  Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Lavout
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABT16470 are 16-bit registered transceivers that contain two sets of D-type flip-flops for temporary storage of data flowing in either direction. The 'ABT16470 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate clock (CLKAB or CLKBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

To avoid false clocking of the flip-flops, clock enable (CLKEN) should not be switched from high to low while CLK is high.

SN54ABT16470 . . . WD PACKAGE SN74ABT16470 . . . DGG OR DL PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16470 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16470 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



# SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS085E - FEBRUARY 1991 - REVISED MAY 1997

#### **FUNCTION TABLE**†


	INPUTS									
CLKENAB	CLKAB	Α	В							
Н	Х	Χ	Χ	Z						
Х	Χ	Н	Χ	Z						
L	L	L	Χ	в <sub>0</sub> ‡						
L	$\uparrow$	L	L	L						
L	$\uparrow$	L	Н	Н						

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses CLKENBA, CLKBA, and OEBA.




<sup>‡</sup>Output level before the indicated steady-state input conditions were established


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)







## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT16470	96 mA
SN74ABT16470	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions (see Note 3)

			SN54ABT	16470	SN74ABT	16470	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EM	2		V
VIL	V <sub>IL</sub> Low-level input voltage					0.8	V
٧ <sub>I</sub>	Input voltage		0 0	VCC	0	VCC	V
loh	High-level output current		40,	-24		-32	mA
loL	Low-level output current		200	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	B	10		10	ns/V
TA	Operating free-air temperature		<b>–</b> 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

## SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS085E - FEBRUARY 1991 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST COM	IDITIONS	Т	A = 25°C	;	SN54AB	Γ16470	SN74AB1	Γ16470	UNIT	
PA	RAWETER	1EST COR	ADITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
VOH		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
Val		V <sub>CC</sub> = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
V <sub>hys</sub>					100			14			mV	
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		₹ ±1		±1		
tį	A or B ports	vCC = 5.5 v,	AL = ACC OLGIAD			±100	4	±100	±10		μΑ	
lozh <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50		50		50	μΑ	
loz <sub>L</sub> ‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	<sup>2</sup> QC	<b>-</b> 50		-50	μΑ	
loff		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	4			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μА	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2		
Icc	A or B ports	$I_O = 0$ ,	Outputs low			35		35		35	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2		
ΔICC¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				0.5		0.5		0.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF	
Cio	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			8.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54AB	T16470	SN74AB1	16470	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t <sub>W</sub> #	Pulse duration, CLKAB or CLKBA high or low	3.3		3.3	16.10	3.3		ns
t <sub>su</sub>	Setup time, data before CLKAB↑ or CLKBA↑	4		4	7.	4		ns
th	Hold time, data after CLKAB↑ or CLKBA↑	1		Ŷ1		1		ns

<sup>#</sup>This parameter is characterized, but not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


## SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS085E - FEBRUARY 1991 - REVISED MAY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub>	CC = 5 V 4 = 25°C	', ;	SN54AB	Γ16470	SN74AB1	Γ16470	UNIT
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
<sup>t</sup> PLH	CLK	A or B	1.4	3.1	4.8	1.4	5.1	1.4	4.9	
<sup>t</sup> PHL	CLK	AUIB	1.3	3.2	4.6	1.3	5.1	1.3	4.9	ns
<sup>t</sup> PZH	ŌĒ	A or B	1	3.1	4.3	1	5	1	4.9	20
t <sub>PZL</sub>	OE.	AUID	1.2	3.6	5.8	1.2	6.9	1.2	6.8	ns
<sup>t</sup> PHZ	ŌĒ	A or B	1.9	3.7	4.9	1.9	6	1.9	5.5	
t <sub>PLZ</sub>	OE OE	AOIB	1.6	3.3	4.8	1.6	5.4	1.6	5.3	ns
<sup>t</sup> PZH	- OLIVEN	A or B	1	3.4	4.6	& 1	5.8	1	5.7	
t <sub>PZL</sub>	CLKEN	A or B	1.2	3.9	6	1.2	7.3	1.2	7.2	ns
<sup>t</sup> PHZ	CLKEN	A or B	1.7	3.9	5.2	1.7	6.2	1.7	5.8	no
<sup>t</sup> PLZ	CLKEN	AOLR	1.5	3.6	5.3	1.5	5.5	1.5	5.4	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{Q}$  = 50  $\Omega$ ,  $t_{f}$   $\leq$  2.5 ns,  $t_{f}$   $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16470DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 18-Aug-2014



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16470DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated