Reference Design:

HFRD-18.0 Rev. 7; 11/09

# REFERENCE DESIGN High-Frequency XFP Host Board

(Includes Integrated RS-232 to I<sup>2</sup>C Conversion)



Maxim Integrated Products



## **Reference Design: High-Frequency XFP Host Board**

### **Table of Contents**

1. Overview	2
2. Obtaining Additional Information	2
3. Reference Design Details	3
4. Typical Reference Design Performance	4
5. Reference Design Characteristic Graphs	5
6. Application Information	6
7. I/O and Control Description	7
8. XFP Signal Definitions	8
9. Component List	9
10. Schematics	10
11. Board Dimensions/Layout	11
12. Layer Profile	12

#### **1** Overview

High Frequency Reference Design (HFRD) 18.0 is an XFP host board designed on Rogers 3003 material. The host board can be used to test XFP fiber optic/copper transceiver modules in a clean test environment to more accurately define the modules' performance. The host board also includes an RS-232 to I<sup>2</sup>C conversion controller to simplify communication and control of the XFP modules from a computer.

HFRD-18.0 provides micro-strip transmission lines and SMA connectors for transmitted and received data. Jumpers and LED's are used for monitoring and changing the low-speed digital I/O. Connections to the module board are made through a 30-pin XFP connector.



#### 1.1 Features

- XFP MSA Compliant
- Documentation/Test Data
- SMA Connectors for High-Speed data
- Integrated RS-232 to I<sup>2</sup>C Converter
- Schematics and Bill of Materials Provided
- Gerber Files Available

## 2 Obtaining Additional Information

Limited quantities of the XFP transmitter board (HFRD-18.0) are available. For more information about the reference design or to obtain an XFP host board please email to: <u>https://support.maxim-ic.com/</u>.

## 3 Reference Design Details

HFRD-18.0 was engineered to test fiber optic/ copper transceivers that comply with the XFP Multisource Agreement (MSA). The XFP MSA sets guidelines for the package outline, pin function, I/O interface and other aspects of the module design as well as the host board requirements and interface parameters. By complying with the standard, modules are mechanically and functionally interchangeable.

The HFRD-18.0 XFP host board is designed to simulate an ideal environment for XFP module testing using Rogers material and single-ended micro-strip transmission lines. These properties make the host board as electrically transparent as possible, allowing a more accurate assessment of the modules' actual performance. SMA connectors, jumpers and status LEDs are provided to simplify the testing and interfacing of XFP modules. HFRD-18.0 also integrates an RS-232 to I<sup>2</sup>C converter to provide software access and control of the modules memory, diagnostic and status information. Additionally, resistor jumpers can be placed to control/monitor the low speed digital control signals (LOS, TX\_DISABLE, etc.) with a computer through the RS-232 serial port and the appropriate software.

The HFRD-18.0 RS232 to  $I^2C$  converter is compatible with software written for the DS3900 (see section <u>6.2</u>). The HFRD-18.0 reference design can therefore be used with existing software that is often provided by Dallas Semiconductor for their XFP controller ICs. For more information on writing software for use with this reference design, see application note 206: Using a PC's RS-232 Serial Port To Communicate with 2-Wire Devices. Note: The microcontroller is pre-programmed with the firmware listed in the application note.



Figure 1. XFP Test Setup (Block Diagram)

# 4 Typical Reference Design Performance

(Typical values are measured at  $T_A = +25^{\circ}C$ )

PARAMETER	SYMBOL	CONDITIONS	ТҮР	UNITS
Transmission line Characteristic Impedance	Z	Odd Mode Impedance	50 ±10%	Ω
Differential S11 Magnitude		f < 7.5GHz (notes 1, 2)	-10	dB
(Notes 1, 2)		f < 10GHz (notes 1, 2)	-5	uВ
S21 f <sub>3dB</sub> Point	f <sub>3dB</sub>	Notes 1, 3	8	GHz
S21 f <sub>6dB</sub> Point	f <sub>6dB</sub>	Notes 1, 3	11	GHz

Note 1: S-Parameter measurements were made using a four-port network analyzer operating in differential mode.

Note 2: Measured at RD- and RD+ or TD+ and TD-SMA connections. Measurement includes the XFP connector with a  $50\Omega$  termination at end of an XFP adaptor test board (Figure 2).

Note 3: S21 measurement path includes the transmission loss added by the adaptor test board.



Figure 2. S11 and S21 Measurement Setup

# 5 Reference Design Characteristic Graphs

(Eye diagram was generated using a pattern generator input signal and an XFP to SMA adaptor test board.)



**EYE DIAGRAM** 

**TDR** (Transmit or Receive Data Path)



# Differential S11 Magnitude

(Measured at Transmit or Receive Data ports)



**Differential S21 Magnitude** (Measured on Transmit or Receive Data Path)



Reference Design HFRD-18.0 (Rev. 7; 11/09)

Maxim Integrated Products Page 5 of 12

## 6 Application Information

#### 6.1 Status LEDs

Status LEDs are connected to the low-speed output signals from the XFP module. (RX\_LOS, MOD\_NR, MOD\_ABS, INT\_BAR) The LED will illuminate when the signal is asserted. See sections <u>7</u> and <u>8</u> for more information.

#### 6.2 DS3900 Compatibility

The DS3900 is a serial to  $I^2C$  converter developed by Dallas Semiconductor. The DS3900 is frequently used for programming digital potentiometer and controller ICs that are often used in optical modules. HFRD-18.0 uses similar hardware and the same firmware as the DS3900 for the serial to  $I^2C$  conversion. Therefore, the same software that was used with the DS3900 to control digital diagnostic ICs can be used with the HFRD 18.0 XFP host board.

#### 6.3 Layout Considerations

Single-ended transmission lines (with a taper to differential near the XFP connector) are designed on the XFP host board. Changing the PCB layer profile (see Section 12) can affect the impedance of these transmission lines and the performance of the reference design. If the layer profile is changed, the transmission line dimensions should be recalculated.

#### 6.4 Supply Filter

The host board is required to provide power supply decoupling for transmitter and receiver supply voltages. HFRD-18.0 is designed with the recommend filters as per the XFP MSA.

Component	NAME	FUNCTION		
J2	REFCLK+	Reference Clock Non-Inverted Input, SMA Connector		
J3	REFCLK-	Reference Clock Inverted Input, SMA Connector		
J4	+5V	+5V Supply. Connect a +5V supply to J4.		
J5	GND	Supply Ground		
J6	+3.3V	+3.3V Supply. Connect a +3.3V supply to J6.		
J7	+1.8V	+1.8V Supply. Connect a +1.8V supply to J7.		
J8	-5.2V	-5.2V Supply. Connect the optional -5.2V supply to J8.		
J9/J15		Optional $V_{CC}$ SMA connections for 3.3 and 5.2 volts.		
J10	RD-	Received Data Inverted Output, SMA Connector		
J11	RD+	Received Data Non-Inverted Output, SMA Connector		
J12	TD-	Transmitted Data Inverted Input, SMA Connector		
J13	TD+	Transmitted Data Non-Inverted Input, SMA Connector		
JU1		Placing a shunt on JU1 connects the digital power connections ( $V_{DDIN}$ ) to the +3.3 supply voltage.		
JU2	TX_Dis	Placing a shunt on JU2 enables the XFP module.		
JU3	Mod_DeSel	Leaving JU3 open allows the XFP module to respond to the 2-Wire interface commands.		
JU4	P_Down/RST	Leaving JU4 open places the module in power down mode. Placing the jumper will cause the device to operate in normal mode.		
JP3		Micro programming jumper. For normal operation position 1/8 and 2/7 should be connected. Position 3/6 should be open. Position 4/5 may be open or short.		
D1	RX_LOS	LED illuminates when RX_LOS asserts.		
D2	Mod_NR	LED illuminates when MoD_NR asserts.		
D3	Mod_ABS	LED illuminates when Mod_ABS asserts.		
D4	INTERRUPT	LED illuminates when INTERRUPT asserts.		
D6		Led blinks when communication is established between the PC and the Host board.		
TP5	$V_{\text{DDIN}}$	+3.3V Host Board Digital Supply Voltage. Use JU1 to connect $V_{\mbox{\tiny DDIN}}$ to +3.3V supply.		
TP7	MOD_ABS	Monitoring Test Point for Mod_ABS signal.		
TP8	Mod_NR	Monitoring Test Point for Mod_NR signal.		
TP9	RX_LOS	Monitoring Test Point for RX_LOS signal.		
TP11	INTERRUPT	Monitoring Test Point for INTERRUPT signal.		
TP12	MOD_DESEL	Test point for MOD_DESEL signal		
TP14	SDA	Test Point for SDA signal. This test point can be used to apply and read the SDA signal to the module or monitor the SDA signal when using the DS3900.		
TP15	SCL	Test Point for SCL signal. This test point can be used to apply the SCL signal to the module or monitor the SCL signal when using the DS3900.		

# 7 I/O and Control Description

# 8 XFP Signal Definitions (30-Pin XFP Connector, J1)

I/O Direction assumes the XFP module as the reference. See XFP MSA section 2.3: *Pin Definitions* for the official definitions and more detailed information.

Connector Pin (J1)	I/O Type	NAME	Definition	
1, 7, 15, 16, 19, 23, 26, 27, 30		GND	Module Ground	
2		VEE5	Optional -5.2V Power Supply Connection	
3	LVTTL Input	Mod_Desel	Module De-select. Asserting this pin to a logic zero allows the module to respond to 2-wire serial interface commands.	
4	LVTTL Output	INTERRUPT	<b>INTERRUPT</b> . When asserted, Indicates the presence of an important condition that can be read over the 2-Wire serial interface (Note 1).	
5	LVTTL Input	TX_Dis	Transmitter Disable. When high the transmitter optical output is disabled.	
6		VCC5	+5V Power Supply Connection	
8, 9		VCC3	+3.3V Power Supply Connection	
10	LVTTL Input	SCA	2-Wire Serial Interface Clock Line (Note 1)	
11	LVTTL Input / Output	SDA	2-Wire Serial Interface Bi-Directional Data Line (Note 1)	
12	LVTTL Output	Mod_Abs	Module Absent. Indicates that the module is not present. MoD_ABS is connected to GND inside the module (Note 1).	
13	LVTTL Output	Mod_NR	Module Not Ready. Indicates there is an operational fault in the module (Note 1).	
14	LVTTL Output	RX_LOS	Receiver Loss of Signal. Indicates the received optical power has dropped below a defined level. (Note 1)	
17	CML Output	RD-	Inverted Received Data Output	
18	CML Output	RD+	Non-Inverted Received Data Output	
20, 22		VCC2	+1.8V Power Supply Connection	
21	21 LVTTL P_Down/RST Power down mo		Power Down. Module is required to limit power consumption to 1.5W or below when this pin is high. 2-Wire serial interface must be functional in power down mode.	
			Reset. The falling edge initiates a complete reset of the XFP module including the serial interface. Equivalent to a power cycle.	
24	PECL INPUT	REFCLK+	Non-Inverted Reference Clock Input, AC-coupled on host board.	
25	PECL INPUT	REFCLK-	Inverted Reference Clock Input, AC-coupled on host board.	
28	CML Input	TD-	Inverted Transmitter Data Input	
29	CML Input	TD+	Non-Inverted Transmitter Data Input	

Note 1: Open collector outputs that must be pulled high (+3 to +3.6V) on host board through a  $4.7k\Omega$  to  $10k\Omega$  resistor.

# 9 Component List

Reference	Qty	Value	Description	
C1-2 C4 C7 C9-10	8	22uF	TANTALUM CAPACITOR (B CASE)	
C12 C15				
C19	1	10uF	TANTALUM CAPACITOR (B CASE)	
C3 C8 C11 C14 C18	10	0.1uF	CERAMIC CAPACITOR (0402)	
C20-21 C22 C26-27				
C5-6 C13 C16-17	5	0.1uF	CERAMIC CAPACITOR (0805)	
C23-25 C28	4	1uF	CERAMIC CAPACITOR (0402)	
C29-30	2	27pF	CERAMIC CAPACITOR (0402)	
D1-4 D6	5		LED RED T1 PKG DIGIKEY 160-1078-ND	
			MA2YD15 PANASONIC (DIODE	
D7	1		MINITYPE2)	
J1	1		XFP 30 PIN RECEPTICAL	
			TYCO 788862-1	
J2-3	3		SMA SIDE MOUNT TAB CONTACT	
			JOHNSON 142-0701-851	
J10-13	4		ROSENBERGER 32K243-40M	
J9 J15	2		SMA PCB MOUNT JOHNSON 142-701-23	
J14	1		NORCOMP 182-009-212-161 (DB9-HF)	
			HEADER 2 X 4 0.1" SPACING DIGIKEY	
JP3	1		S1012-36-ND	
JU1-4	4		JUMPER BLOCK, 2 PINS 0.1" SPACING	
L1-4 L6	5	4.7uH	CHIP INDUCTOR (1008) TAIYO YUDEN	
			CBC32254R7M	
Q1	1		MOSFET 2N7002 (SOT23)	
R1-4 R12	5	301	RESISTOR (0402)	
R5 R7-9 R13 R15-16	9	0	RESISTOR (0402)	
R19 R21				
R6 R10-11 R14 R18	6	10K	RESISTOR (0402)	
R20				
R17	1	2.21K	SURFACE MOUNT RESISTOR (0603)	
TP1-15 J4-J8	20		TESTPOINT DIGI-KEY 5000K-ND	
U1-2	2		FAIRCHILD NC7WZ04P6X DUAL	
			INVERTER	
U4			PIC16F628-04I/SS (SSOP20)	
<u>U3</u>			MAX3223EAP (SSOP20)	
Y1			CTX501-ND CRYSTAL 3.68MHZ	
IJP3 JU1-4	7		ISHUNTS DIGI-KEY S2000	

## **10 Schematic**



Figure 3. HFRD-18.0 XFP Host Board Schematic

Reference Design HFRD-18.0 (Rev. 7; 11/09)

Maxim Integrated Products Page 10 of 12

# **11 Board Dimensions/Layout**



Figure 4. Host Board Dimensions/Layout



Figure 5. PC Board Layout–Component Side



Figure 6. PC Board Layout–Ground Plane



Figure 7. PC Board Layout–Power Plane



Figure 8. PC Board Layout-Solder Side

## **12 Layer Profile**

The HFRD-18.0 XFP host board includes controlled-impedance transmission lines. The layer profile is based on the following assumptions:

- Dielectric material is Rogers 3003 with a dielectric constant of ~3
- 2. loz copper foil

	SINGLE ENDED	COUPLED
Α	26mil	20mil
В	> 50mil	12mil
С	10mil	20mil
D	As Needed	As Needed





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products Page 12 of 12