

Product Change Notice (PCN)

Subject: Metal Change and Fab Location Transfer

Publication Date: 3/23/2022

Effective Date: 6/23/2022

Revision Description:

Original revision

Description of Change:

Renesas has made a metal change to fix performance degradation caused by process dependent interaction between IO buffer and Gate Driver IP blocks. This circuit change has a small impact on IIP2 performance as shown in Table 1.

In addition, the fab location has changed from X-FAB Altis to GF9.

There is no change in the orderable part number.

Refer to Appendix B for the updated product datasheet.

Descriptions	Change From	Change To
Circuit change, Digital I/O	I/O Buffer	Schmitt Trigger
Datasheet Typical IIP2 2.4GHz	115dBm	111dBm
Datasheet Typical IIP2 5.9GHz	117dBm	122dBm
Fab Location	X-FAB Altis	GF9

Table 1.

Affected Product List: F2950NEGK, F2950NEGK8

Reason for Change:

Process dependent interaction between IO buffer and Gate Driver IP blocks randomly caused degraded performance. The performance degradation results in current consumption outside of the datasheet operating range and reduced P1dB compression point.

Impact on Fit, Form, Function, Quality & Reliability: None

Product Identification: New product stepping YA

Qualification Status: Completed. Refer Appendix A

Sample Availability Date: N/A

Device Material Declaration: N/A

Note:

1. Acknowledgement must be received by Renesas within 30 days or Renesas will consider the change as approved.
2. If timely acknowledgement is provided by Customer, then Customer shall have 90 days from the date of receipt of this PCN to make any objections to this PCN. If Customer fails to make objections to this PCN within 90 days of the receipt of the PCN then Renesas will consider the PCN changes as approved.
3. If customer cannot accept the PCN then customer must provide Renesas with a last time buy demand and purchase order.

For additional information regarding this notice, please contact idt-pcn@lm.renesas.com

Product Qualification Report (Rev A)

3/9/2022

Product : F2950 - High Linearity SP2T Wi-Fi RF Switch 100MHz to 8GHz			
Fab Base:	AN734C003YNB	Process Technology:	7RFSOI, 1P3M
Package Types:	DFN (1.50 x 1.50 x 0.55)	Fab Location:	GFUSA
Qual Plan:	Q22-01-003	Assembly Location:	ASEC

Test Description	Conditions	Sample Size	Results (rej/SS)	Comments
High Temperature Operating Life	JESD22-A108 Ta 150°C, Vcc (5.5V), 1000 hrs	77	0/77	Pass
ESD: Human Body Model	JESD22-A114 (JS-001)	3	0/3	Pass ¹
ESD: Charged Device Model	JESD22-C101	3	0/3	Pass ²
Electrical Characterization	Datasheet	10	Results reported in Datasheet	Complete

Note:

1. ESD (HBM) = 2KV
2. ESD (CDM) = 1KV (Previous metal variant passed 500V)
3. Process Technology at GFUSA qualified using F1951 (QRF-12-01 R3)

F2950

High Linearity SP2T Wi-Fi RF Switch 100MHz to 8GHz

The F2950 is a high power, reflective 50Ω, single-pole double-throw (SP2T) RF switch. This device covers a 100MHz to 8GHz frequency range to support a wide variety of applications including WLAN 802.11.

The F2950 uses a single positive supply voltage and is compatible with both 1.8V and 3.3V control logic.

Competitive Advantage

The F2950 provides extremely low insertion loss across a very broad bandwidth while providing high linearity performance across its operating range.

- Optimized for Wi-Fi applications
- Wide bandwidth
- Low insertion loss
- Excellent linearity
- High power handling for large peak-to-average applications
- Fast switching
- No external matching required
- Minimal footprint

Typical Applications

- 802.11 Wi-Fi
- Wireless Access Points, Gateways and Router Applications
- LTE and 4G Communication Systems
- 2-Way Radios
- General Purpose

Features

- Low insertion loss: 0.58dB at 2.5GHz
- High isolation: 44dB at 2.5GHz
- Excellent linearity:
 - IIP3 +69dBm at 2.4GHz and 5.9GHz
 - IIP2 +111dBm at 2.4GHz
 - IIP2 +122dBm at 5.9GHz
- Second Harmonic: -93dBc at 5.9GHz
- Third Harmonic: -85dBc at 5.9GHz
- Typical switching speed: 170ns
- Supply voltage: +2.7V to +5.5V
- 1.8V and 3.3V compatible control logic
- -40°C to +105°C operating temperature range
- 1.5 × 1.5 mm, 6-DFN package

Block Diagram




Figure 1. Block Diagram

Contents

1. Pin Information	3
1.1 Pin Assignments	3
1.2 Pin Descriptions.....	3
2. Specifications	4
2.1 Absolute Maximum Ratings	4
2.2 ESD Ratings	4
2.3 Recommended Operating Conditions.....	5
2.4 Thermal Specifications	5
2.5 Electrical Specifications	6
3. Typical Operating Conditions (TOCs)	8
4. Typical Performance Characteristics [1]	9
5. Typical Performance Characteristics [2]	10
6. Typical Performance Characteristics [3]	11
7. Control Mode	12
8. Application Information	12
8.1 Default Start-up	12
8.2 Power Supplies.....	12
8.3 Control Pin Interface.....	12
9. Evaluation Kit	13
9.1 Evaluation Kit Picture.....	13
9.2 Evaluation Kit / Applications Circuit	14
9.3 Evaluation Kit (EVKit) Operation.....	15
9.3.1. External Supply Setup.....	15
9.3.2. Logic Control Setup.....	15
9.3.3. Turn On Procedure.....	15
9.3.4. Turn Off Procedure.....	15
10. Package Outline Drawings	16
11. Marking Diagram	16
12. Ordering Information	16
13. Revision History	16

1. Pin Information

1.1 Pin Assignments




Figure 2. Pin Assignments – Top View

1.2 Pin Descriptions

Pin	Name	Function
1	V _{CTL}	Logic control pin. See Table 3 for logic control states.
2	RFC	RF common port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
3	V _{CC}	Power supply. Bypass to GND with capacitors as close as possible to the pin.
4	RF2	RF2 port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
5	GND	Ground. Ground this pin as close to the device as possible.
6	RF1	RF1 port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
-	EP	Exposed pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

2. Specifications

2.1 Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Symbol	Minimum	Maximum	Unit	
V _{CC} to GND	V _{CC}	-0.3	+6.0	V	
V _{CTL} to GND	V _{LOGIC}	-0.3	Lower of (V _{CC} + 0.3, 3.9)	V	
RF1, RF2, RFC to GND	V _{RF}	-0.3	+0.3	V	
Maximum Input CW Power, Z _S = Z _L = 50Ω, T _{EP} = 25°C, V _{CC} = 5.25V (any port, insertion loss state) ^[1]	100MHz ≤ f _{RF} ≤ 200MHz	P _{ABSCW1}	-	28	dBm
	200MHz < f _{RF} ≤ 500MHz	P _{ABSCW2}	-	29	
	500MHz < f _{RF} ≤ 1GHz	P _{ABSCW3}	-	30	
	1GHz < f _{RF} ≤ 6GHz	P _{ABSCW4}	-	31	
	f _{RF} > 6GHz	P _{ABSCW5}	-	30	
Maximum Peak Power, Z _S = Z _L = 50Ω, T _{EP} = 25°C, V _{CC} = 5.25V (any port, insertion loss state) ^{[1][2]}	100MHz ≤ f _{RF} ≤ 200MHz	P _{ABSPK1}	-	35	dBm
	200MHz < f _{RF} ≤ 500MHz	P _{ABSPK2}	-	36	
	500MHz < f _{RF} ≤ 1GHz	P _{ABSPK3}	-	37	
	1GHz < f _{RF} ≤ 6GHz	P _{ABSPK4}	-	38	
	f _{RF} > 6GHz	P _{ABSPK5}	-	37	
Maximum Junction Temperature	T _{JMAX}	-	-	°C	
Storage Temperature Range	T _{STOR}	-65	+150	°C	
Lead Temperature (soldering, 10s)	T _{LEAD}	-	+260	°C	

1. T_{EP} is the temperature of the exposed paddle.
2. 5% duty cycle of 4.6ms period in a 50Ω environment.

2.2 ESD Ratings

ESD Model/Test	Symbol	Rating	Unit
Electrostatic Discharge – HBM (JEDEC/ESDA JS-001-2012)	V _{ESDHBM}	2000 (Class C2)	V
Electrostatic Discharge – CDM (JEDEC 22-C101F)	V _{ESDCDM}	500 (Class C2)	V

2.3 Recommended Operating Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Power Supply Voltage	V_{CC}		2.7 ^[1]	3.3	5.5	V
Operating Temperature Range	T_{EP}	Exposed paddle	-40	+25	+105	°C
RF Frequency Range	f_{RF}		0.1		8	GHz
RF Input Power ^[2]	P_{RF_CW}	CW, insertion loss state	See Figure 3			dBm
	P_{RF_PULSE}	5% duty cycle of 4.6ms period, insertion loss state	See Figure 3			
RFC, RF1, RF2 Port Impedance	Z_{RF}			50		Ω

- Functional with reduced performance for $2.3V \leq V_{CC} < 2.7V$.
- Levels based on: $V_{CC} = 2.7V$ to $5.5V$, $100MHz \leq f_{RF} \leq 8GHz$, $Z_s = Z_L = 50\Omega$. See Figure 3 for power handling derating vs. RF frequency.




Figure 3. Maximum RF Input Operating Power vs. RF Frequency ($Z_s = Z_L = 50\Omega$)

2.4 Thermal Specifications

Parameter	Symbol	Value	Unit
Junction to Ambient Thermal Resistance	θ_{JA}	200	°C/W
Junction to Case Thermal Resistance (Case is defined as the exposed paddle)	θ_{JC_BOT}	132	°C/W
Moisture Sensitivity Rating (Per J-STD-020)	-	MSL 1	-

2.5 Electrical Specifications

See F2950 Typical Application Circuit. Specifications apply when operated with $V_{CC} = +3.3V$, $T_{EP} = +25^{\circ}C$, $P_{IN} = 0dBm$, $Z_S = Z_L = 50\Omega$, single tone and two tone signals applied at RF1 or RF2 and measured at RFC when in the ON state, PCB board trace and connector losses are de-embedded, unless otherwise noted.

Table 1. Electrical Characteristics (1)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Logic Input High Threshold	V_{IH}	V_{CTL} pin	1.1 [2]	-	Lower of (V_{CC} , 3.6)	V
Logic Input Low Threshold	V_{IL}	V_{CTL} pin	-0.3	-	0.6	V
Logic Current	I_{IH}, I_{IL}	V_{CTL} pin	-1	-	+1	μA
DC Current	I_{CC}		-	170	250 [1]	μA
Insertion Loss (RF1 or RF2 to RFC)	IL	$f_{RF} = 100MHz$ to $900MHz$	-	0.54	0.74	dB
		$f_{RF} = 900MHz$ to $2500MHz$ [3]	-	0.58	0.79	
		$f_{RF} = 2500MHz$ to $3700MHz$	-	0.61	0.83	
		$f_{RF} = 3700MHz$ to $4900MHz$	-	0.64	0.88	
		$f_{RF} = 4900MHz$ to $6000MHz$	-	0.67	0.90	
		$f_{RF} = 6000MHz$ to $8000MHz$	-	0.73	-	
Isolation (RF1 or RF2 to RFC)	ISO1	$f_{RF} = 100MHz$ to $900MHz$	48	53	-	dB
		$f_{RF} = 900MHz$ to $2500MHz$	39	44	-	
		$f_{RF} = 2500MHz$ to $3700MHz$	35	40	-	
		$f_{RF} = 3700MHz$ to $4900MHz$	32	37	-	
		$f_{RF} = 4900MHz$ to $6000MHz$	-	34	-	
		$f_{RF} = 6000MHz$ to $8000MHz$	-	31	-	
Isolation (RF1 to RF2, RF2 to RF1)	ISO2	$f_{RF} = 100MHz$ to $900MHz$	50	54	-	dB
		$f_{RF} = 900MHz$ to $2500MHz$	40	44	-	
		$f_{RF} = 2500MHz$ to $3700MHz$	35	40	-	
		$f_{RF} = 3700MHz$ to $4900MHz$	32	37	-	
		$f_{RF} = 4900MHz$ to $6000MHz$	-	34	-	
		$f_{RF} = 6000MHz$ to $8000MHz$	-	30	-	
Return Loss (RFC, RF1, RF2)	RL	$f_{RF} = 100MHz$ to $900MHz$	-	25	-	dB
		$f_{RF} = 900MHz$ to $2500MHz$	-	23	-	
		$f_{RF} = 2500MHz$ to $3700MHz$	-	22	-	
		$f_{RF} = 3700MHz$ to $4900MHz$	-	21	-	
		$f_{RF} = 4900MHz$ to $6000MHz$	-	20	-	
		$f_{RF} = 6000MHz$ to $8000MHz$	-	20	-	

- Items in min/max columns in **bold italics** are guaranteed by test.
- Items in min/max columns that are not bold italics are guaranteed by design characterization.
- Minimum or maximum specification confirmed by test at 2.5GHz and by design characterization over the whole frequency range.

Table 2. Electrical Characteristics (2)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit	
Input IP3	IIP3	$f_{RF} = 2.4\text{GHz}$ at $P_{IN} = +24\text{dBm/tone}$ 100MHz tone spacing	-	69	-	dBm	
		$f_{RF} = 5.9\text{GHz}$ at $P_{IN} = +24\text{dBm/tone}$ 100MHz tone spacing	-	69	-		
Input IP2	IIP2	$f_1 = 700\text{MHz}$, $f_2 = 1.7\text{GHz}$ $P_{IN} = +24\text{dBm/tone}$ Measure 2.4GHz product	-	111	-	dBm	
		$f_1 = 2.4\text{GHz}$, $f_2 = 3.5\text{GHz}$ $P_{IN} = +24\text{dBm/tone}$ Measure 5.9GHz product	-	122	-		
Second Harmonic	H2	$f_{RF} = 2.4\text{GHz}$, $P_{IN} = +30\text{dBm}$ Measure 4.8GHz product	-	104	-	dBc	
		$f_{RF} = 5.9\text{GHz}$, $P_{IN} = +30\text{dBm}$ Measure 11.8GHz product	-	93	-		
Third Harmonic	H3	$f_{RF} = 2.4\text{GHz}$, $P_{IN} = +30\text{dBm}$ Measure 7.2GHz product	-	85	-	dBc	
		$f_{RF} = 5.9\text{GHz}$, $P_{IN} = +30\text{dBm}$ Measure 17.7GHz product	-	85	-		
Input 1dB compression ^[3]	P1dB	$f_{RF} = 2.4\text{GHz}$	-	40	-	dBm	
		$f_{RF} = 6\text{GHz}$	-	40	-		
		$f_{RF} = 8\text{GHz}$	-	39	-		
Spurious Output ^[4]	Pspur1	$f_{OUT} > 5\text{MHz}$ All ports terminated, RBW = 100Hz	-	-97	-	dBm	
	Pspur2	$f_{OUT} \leq 5\text{MHz}$ All ports terminated, RBW = 100Hz	-	-125	-		
Maximum Video Feed-Through on RF Ports	VID _{FT}	Peak transient during switching. Measured with 20ns rise time, 0V to 3.3V (3.3V to 0V) control pulse applied to V _{CTL} .	Rise	-	10	-	mVpp
			Fall	-	21	-	
Switching Time ^[5]	SW _{TIME}	50% V _{CTL} to 90% RF	-	170	230	ns	
		50% V _{CTL} to 10% RF	-	170	230		
		50% V _{CTL} to 99% RF	-	190	270		
		50% V _{CTL} to 1% RF	-	190	270		
Maximum Switching Rate	SW _{RATE}	-	-	125	-	kHz	

- Items in min/max columns in **bold italics** are confirmed by test.
- Items in min/max columns that are not bold italics are confirmed by design characterization.
- The input 1dB compression point is a linearity figure of merit. Refer to the Absolute Maximum Ratings section and Figure 3 for the maximum RF input power.
- Spurious due to on-chip negative voltage generator. Spurious fundamental is approximately 5.7MHz.
- $f_{RF} = 1\text{GHz}$. Rise and fall time of V_{CTL} = 20ns.

3. Typical Operating Conditions (TOCs)

Unless otherwise noted:

- $V_{CC} = +3.3V$
- $T_{EP} = 25^{\circ}C$
- $Z_S = Z_L = 50\Omega$
- $f_{RF} = 1GHz$
- Small signal tests done at 0dBm input power
- All temperatures are referenced to the exposed paddle
- Evaluation Kit traces and connector losses are de-embedded

4. Typical Performance Characteristics [1]




Figure 4. RF1 to RFC Insertion Loss vs. Frequency Across Temperature




Figure 5. RF2 to RFC Insertion Loss vs. Frequency Across Temperature




Figure 6. RF1 to RFC Isolation vs. Frequency Across Temperature




Figure 7. RF2 to RFC Isolation vs. Frequency Across Temperature




Figure 8. RF1 to RF2 Isolation vs. Frequency Across Temperature [RF1 Selected]




Figure 9. RF2 to RF1 Isolation vs. Frequency Across Temperature [RF2 Selected]

5. Typical Performance Characteristics [2]




Figure 10. RF1 Return Loss vs. Frequency Across Temperature [RF1 Selected]




Figure 11. RF2 Return Loss vs. Frequency Across Temperature [RF2 Selected]




Figure 12. RFC Return Loss vs. Frequency Across Temperature [RF1 Selected]




Figure 13. RFC Return Loss vs. Frequency Across Temperature [RF2 Selected]




Figure 14. EVKit PCB and Connector Thru Loss vs. Frequency Across Temperature

6. Typical Performance Characteristics [3]




Figure 15. Switching Time Isolation to Insertion Loss State



Figure 16. Switching Time Insertion Loss to Isolation State

7. Control Mode

Table 3. Switch Control Truth Table

V _{CTL}	RFC to RF1	RFC to RF2
LOW	OFF	ON
HIGH	ON	OFF

8. Application Information

8.1 Default Start-up

The V_{CTL} control pin includes no internal pull-down resistors to logic LOW or pull-up resistors to logic HIGH.

8.2 Power Supplies

A common V_{CC} power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate slower than 1V / 20μs. In addition, all control pins should remain at 0V (±0.3V) while the supply voltage ramps up or while it returns to zero.

8.3 Control Pin Interface

If a clean control signal cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of the control pin is recommended.




Figure 17. Control Pin Signal Integrity Improvement Circuit

9. Evaluation Kit

9.1 Evaluation Kit Picture




Figure 18. Top View




Figure 19. Bottom View

9.2 Evaluation Kit / Applications Circuit




Figure 20. Electrical Schematic

Table 4. Bill of Material (BOM)

Part Reference	QTY	Description	Manufacturer Part #	Manufacturer
C1	1	0.1 μ F \pm 10%, 16V, X7R, Ceramic Capacitor (0402)	GRM155R71C104K	Murata
C2 – C8	0	Not Installed (0402)	-	-
R1, R2	2	0 Ω , 1/10W, Jumper (0402)	ERJ-2GE0R00X	Panasonic
J1 – J5	5	50 Ω Edge SMA Connector	142-0761-881	Cinch Connectivity
J6	1	Conn Header Vert 4x2 Pos Gold	67997-108HLF	Amphenol FCI
U1	1	SP2T Switch 1.5mm x 1.5mm 6-pin NEG6 DFN	F2950NEGK6	Renesas
	1	Printed Circuit Board	F2950 EVKit	Renesas

9.3 Evaluation Kit (EVKit) Operation

9.3.1. External Supply Setup

1. Set up a VCC power supply in the voltage range of 2.7V to 5.5V with the power supply output disabled.
2. Connect the disabled VCC supply connection to J6 pin 3 or 5 and GND to J6 pin 2, 4, 6, or 8.

9.3.2. Logic Control Setup

1. With the logic control line disabled, set the logic HIGH and LOW levels to satisfy the levels stated in the electrical specifications table.
2. Connect the disabled logic control line to VCTL (pin 1 of J6) and GND to J6 pin 2, 4, 6, or 8.

9.3.3. Turn On Procedure

1. Set up the supplies and EVKit as noted in the External Supply Setup and Logic Control Setup sections above.
2. Enable the VCC supply.
3. Enable the logic control signal.
4. Set the VCTL logic setting to achieve the desired Table 3 configuration. Note that the VCTL control logic should not be applied without VCC being present.
5. Enable any RF signal.


9.3.4. Turn Off Procedure

1. Disable any applied RF signal.
2. Set VCTL to GND.
3. Disable the VCC supply.

10. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

11. Marking Diagram



- Line 1: Y = last digit of the year, BA = sequential letters for traceability purposes
- Line 2: Pin 1 dot, 2 = F2950 part number code

12. Ordering Information

Part Number	Package Description	MSL Rating	Carrier Type	Temperature Range
F2950NEGK	1.5mm x 1.5mm x 0.55mm NEG6 DFN	MSL1	Cut Tape	-40°C to +105°C
F2950NEGK8		MSL1	Reel	
F2950EVBI	Evaluation Board			

13. Revision History

Revision	Date	Description
1.01	Mar 9, 2022	Updated the IIP2 specifications.
1.00	Aug 8, 2017	Initial release.