

SN65MLVD204B Multipoint-LVDS Line Drivers and Receivers (Transceivers) With IEC ESD Protection

1 Features

- Compatible with the M-LVDS Standard TIA/ EIA-899 for Multipoint Data Interchange
- Low-Voltage Differential $30-\Omega$ to $55-\Omega$ Line Drivers and Receivers for Signaling Rates⁽¹⁾ Up to 100 Mbps, Clock Frequencies up to 50 MHz
 - Type-2 Receiver Provides an Offset Threshold to Detect Open-Circuit and Idle-Bus Conditions
- Bus I/O Protection
 - >±8-kV HBM
 - >±8-kV IEC 61000-4-2 Contact Discharge
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1-V to 3.4-V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Disabled or V_{CC} ≤ 1.5 V
- 200-Mbps Device Available (SN65MLVD206B) 1
- Improved Alternatives to SN65MLVD204A

2 Applications

- Low-Power, High-Speed, and Short-Reach Alternative to TIA/EIA-485
- Backplane or Cabled Multipoint Data and Clock **Transmission**
- **Cellular Base Stations**
- Central Office Switches
- **Network Switches and Routers**

3 Description

The SN65MLVD204B device is a multipoint-lowvoltage differential (M-LVDS) line drivers and receivers which are optimized to operate at signaling rates up to 100 Mbps. This device family has robust 3.3-V drivers and receivers in the standard SOIC and QFN footprint for demanding industrial applications. The bus pins are robust to ESD events, with high levels of protection to human-body model and IEC contact discharge specifications.

The SN65MLVD204B combine a differential driver and a differential receiver (transceiver), which operate from a single 3.3-V supply. The transceivers are optimized to operate at signaling rates up to 100 Mbps.


The SN65MLVD204B has enhancements over similar devices. Improved features include a controlled slew rate on the driver output to help minimize reflections from unterminated stubs, resulting in better signal footprint definition was integrity. The same maintained, allowing for an easy drop-in replacement for a system performance upgrade. The devices are characterized for operation from -40°C to 85°C.

The SN65MLVD204B M-LVDS transceivers are part of TI's extensive M-LVDS portfolio.

Device Information (1)

PART NUMBE	R PA	CKAGE	BODY SIZE (NOM)
SN65MLVD204B	S	OIC (8)	4.90 mm × 3.91 mm
SN65MLVD204B	W	QFN (16)	4.0 mm x 4.0 mm

For all available packages, see the orderable addendum at the end of the datasheet.



Simplified Schematic, SN65MLVD204B

¹ The signaling rate of a line is the number of voltage transitions that are made per second expressed in the bps of the unit (bits per second).



Table of Contents

1 Features1	8.1 Overview	. 17
2 Applications 1	8.2 Functional Block Diagram	. 17
3 Description1	8.3 Feature Description	.17
4 Revision History2	8.4 Device Functional Modes	.18
5 Pin Configuration and Functions3	9 Application and Implementation	.20
Pin Functions4	9.1 Application Information	
Pin Functions5	9.2 Typical Application	
Specifications6	10 Power Supply Recommendations	
6.1 Absolute Maximum Ratings6	11 Layout	
6.2 ESD Ratings 6	11.1 Layout Guidelines	
6.3 Recommended Operating Conditions6	11.2 Layout Example	
6.4 Thermal Information6	12 Device and Documentation Support	
6.5 Electrical Characteristics7	12.1 Receiving Notification of Documentation Updates	
6.6 Electrical Characteristics – Driver7	12.2 Support Resources	
6.7 Electrical Characteristics – Receiver8	12.3 Trademarks	
6.8 Electrical Characteristics – BUS Input and Output 8	12.4 Electrostatic Discharge Caution	.31
6.9 Switching Characteristics – Driver8	12.5 Glossary	
6.10 Switching Characteristics – Receiver9	13 Mechanical, Packaging, and Orderable	
6.11 Typical Characteristics10	Information	32
7 Parameter Measurement Information11	13.1 Package Option Addendum	
3 Detailed Description17	•	
•		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (November 2015) to Revision A (December 2016)	Page
•	Changed the device status From: Preview To: Production	1
С	hanges from Revision A (December 2016) to Revision B (March 2020)	Page
•	Deleted all references in the text, tables, and figures for devices SN65MLVD200B, SN65MLVD205B	
•	Deleted the D 14-Pin Package from the Pin Configuration and Functions	3
•	In Bus Input and Output electrical characteristics, changed C _A and C _B from 5 pF to 12pF	8
•	In Bus Input and Output electrical characteristics, changed C _{AB} from 4pF to 7pF	8
•	Removed Type1 receiver input threshold test voltage table	11
•	Removed pin numbers from Functional Block Diagrams	17
•	Removed Type-1 receiver table in Device Function Table section	18
С	hanges from Revision B (March 2020) to Revision C (September 2020)	Page
•	16-pin WQFN (RUM) package option is in Preview status	5
•	Added 16-pin WQFN (RUM) package option	5
•	Added thermal information for 16-pin WQFN (RUM)	6

Submit Document Feedback



5 Pin Configuration and Functions




Figure 5-1. D Package 8-Pin SOIC Top View



Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
Α	6	I/O	Differential I/O	
В	7	I/O	fferential I/O	
D	4	Input	Driver input	
DE	3	Input	Driver enable pin; High = Enable, Low = Disable	
GND	5	Power	Supply ground	
NC	_	NC	No internal connection	
R	1	Output	Receiver output	
RE	2	Input	Receiver enable pin; High = Disable, Low = Enable	
V _{CC}	8	Power	Power supply, 3.3 V	
Υ	_	I/O	Differential I/O	
Z	_	I/O	Differential I/O	




Figure 5-2. RUM Package 16-Pin WQFN Top View

Submit Document Feedback



Pin Functions

Р	IN	TVDE	DESCRIPTION	
NO.	NAME	TYPE		
1	R	Output	Receiver output	
2	RE	Input	Receiver enable pin; High = Disable, Low = Enable	
3	DE	Input	Driver enable pin; High = Enable, Low = Disable	
4	D	Input	Driver input	
5	GND	Power	Supply ground	
6	GND	Power	Supply ground	
7	NC	NC	No internal connection	
8	NC	NC	No internal connection	
9	NC	NC	No internal connection	
10	A	I/O	Differential I/O	
11	В	I/O	Differential I/O	
12	NC	NC	No internal connection	
13	V _{CC}	Power	Power supply, 3.3 V	
14	V _{CC}	Power	Power supply, 3.3 V	
15	NC	NC	No internal connection	
16	NC	NC	No internal connection	
TP	Thermal Pad	Power	Thermal pad. Connect to a solid ground plane.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage range, V _{CC} ⁽²⁾		-0.5	4	V
Input voltage range	D, DE, RE	-0.5	4	V
Input voltage range	A, B	-1.8	4	V
Output voltage range	R	-0.3	4	V
Output voltage range	A, B	-1.8	4	V
Continuous power dissipation		See the Therm	al Informat	ion table
Storage temperature, T _{stg}	-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
		Contact discharge, per IEC 61000-4-2	A, B	±8000	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001,	A, B	±8000	
V _(ESD)		all pins	All pins except A and B	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	All pins	±1500	

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{IH}	High-level input voltage	2		V _{CC}	V
V _{IL}	Low-level input voltage	0		0.8	V
	Voltage at any bus terminal V _A or V _B	-1.4		3.8	V
V _{ID}	Magnitude of differential input voltage			V _{CC}	V
R_L	Differential load resistance	30	50		Ω
1/t _{UI}	Signaling rate			100	Mbps
T _A	Operating free-air temperature for D package	-40		85	°C
T _A	Operating free-air temperature for RUM package	-40		125	°C

6.4 Thermal Information

		SN65ML		
	THERMAL METRIC ⁽¹⁾		RUM (WQFN)	UNIT
			16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.2	39.0	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.7	34.7	
R _{0JB}	Junction-to-board thermal resistance	52.8	17.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.3	0.6	
ΨЈВ	Junction-to-board characterization parameter	52.3	17.7	

Submit Document Feedback



	THERMAL METRIC ⁽¹⁾		SN65MLVD204B		
			RUM (WQFN)	UNIT	
		8 PINS	16 PINS		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	7.5		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)(1)

	ever recommended operating contained (unices exist vice netes)								
	PARAMETER		TER	TEST CONDITIONS		TYP	MAX	UNIT	
			Driver only	$\overline{\text{RE}}$ and DE at V _{CC} , R _L = 50 Ω , All others open		13	22		
١.	I _{CC} Supply current	Supply ourrent	Both disabled	REat V _{CC} , DE at 0 V, R _L = No Load, All others open		1	4	mA	
'(Зирріу сипені	Both enabled	\overline{RE} at 0 V, DE at V _{CC} , R _L = 50 Ω , All others open		16	24	ША	
			Receiver only	RE at 0 V, DE at 0 V, All others open		4	13		
Р	D D	Device power dis	ssipation	R_L = 50 Ω, Input to D is a 50-MHz 50% duty cycle square wave, DE = high, \overline{RE} = low, T_A = 85°C			100	mW	

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

6.6 Electrical Characteristics - Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾ MAX	UNIT
V _{AB}	Differential output voltage magnitude (3)		480	650	mV
$\Delta V_{AB} $	Change in differential output voltage magnitude between logic states	See Figure 7-2	-50	50	mV
V _{OS(SS)}	Steady-state common-mode output voltage		0.8	1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 7-3	-50	50	mV
V _{OS(PP)}	Peak-to-peak common-mode output voltage			150	mV
V _{A(OC)}	Maximum steady-state open-circuit output voltage	See Figure 7-7	0	2.4	V
V _{B(OC)}	Maximum steady-state open-circuit output voltage	See Figure 7-7	0	2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output	See Figure 7-5		1.2 V _{SS}	V
V _{P(L)}	Voltage overshoot, high-to-low level output	- See Figure 7-5	-0.2 V _{SS}		V
I _{IH}	High-level input current (D, DE)	V _{IH} = 2 V to V _{CC}	0	10	μA
I _{IL}	Low-level input current (D, DE)	V _{IL} = GND to 0.8 V	0	10	μA
I _{os}	Differential short-circuit output current magnitude	See Figure 7-4		24	mA

- (1) The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) All typical values are at 25°C and with a 3.3-V supply voltage.
- (3) Measurement equipment accuracy is 10 mV at -40°C



6.7 Electrical Characteristics - Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾ MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold ⁽²⁾	Type 2			150	
V _{IT-}	Negative-going differential input voltage threshold ⁽²⁾	Type 2	See Figure 7-9 and Table 7-1	50		mV
V _{HYS}	Differential input voltage hysteresis, (V _{IT+} – V _{IT-})	Type 2			0	
V _{OH}	High-level output voltage (R)		I _{OH} = -8 mA	2.4		V
V _{OL}	Low-level output voltage (R)		I _{OL} = 8 mA		0.4	V
I _{IH}	High-level input current (RE)		V _{IH} = 2 V to V _{CC}	-10	0	μA
I _{IL}	Low-level input current (RE)		V _{IL} = GND to 0.8 V	-10	0	μA
I _{OZ}	High-impedance output current (R)		V _O = 0 V or 3.6 V	-10	15	μA

- (1) All typical values are at 25°C and with a 3.3-V supply voltage.
- (2) Measurement equipment accuracy is 10 mV at -40°C

6.8 Electrical Characteristics – BUS Input and Output

over recommended operating conditions unless otherwise noted

	PARAMETER	TE	ST CONDITION	ONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		V _A = 3.8 V,	V _B = 1.2 V,		0		32	
IA	Receiver or transceiver with driver disabled input current	V _A = 0 V or 2.4 V,	V _B = 1.2 V		-20		20	μΑ
	albasioa inpat samerit	V _A = -1.4 V,	V _B = 1.2 V		-32		0	
		V _B = 3.8 V,	V _A = 1.2 V		0		32	
IB	Receiver or transceiver with driver disabled input current	V _B = 0 V or 2.4 V,	V _A = 1.2 V		-20		20	μΑ
	albasioa inpat samerit	V _B = -1.4 V,	V _A = 1.2 V		-32		0	
I _{AB}	Receiver or transceiver with driver disabled differential input current $(I_A - I_B)$	$V_A = V_{B,}$	1.4 ≤ V _A ≤ 3	.8 V	-4		4	μΑ
		V _A = 3.8 V,	V _B = 1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	0		32	
I _{A(OFF)}	Receiver or transceiver power-off input current	V _A = 0 V or 2.4 V,	V _B = 1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-20		20	μΑ
	ourien	V _A = -1.4 V,	V _B = 1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-32		0	
		V _B = 3.8 V,	V _A = 1.2 V,	$0 \text{ V} \le \text{V}_{\text{CC}} \le 1.5 \text{ V}$	0		32	
I _{B(OFF)}	Receiver or transceiver power-off input current	V _B = 0 V or 2.4 V,	V _A = 1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-20		20	μA
		V _B = -1.4 V,	V _A = 1.2 V,	0 V ≤ V _{CC} ≤ 1.5 V	-32		0	
I _{AB(OFF)}	Receiver input or transceiver power-off differential input current $(I_A - I_B)$	V _A = V _B , 0 V ≤ V _{CC}	≤ 1.5 V, –1.4	≤ V _A ≤ 3.8 V	-4		4	μΑ
C _A	Transceiver with driver disabled input capacitance.	V _A = 0.4 sin (30Е6т	$V_A = 0.4 \sin (30E6\pi t) + 0.5 V^{(2)}, V_B = 1.2 V$			12		pF
СВ	Transceiver with driver disabled input capacitance	$V_B = 0.4 \sin (30E6\pi t) + 0.5 V^{(2)}, V_A = 1.2 V$				12		pF
C _{AB}	Transceiver with driver disabled differential input capacitance	$V_{AB} = 0.4 \sin (30E6\pi t)V^{(2)}$				7		pF
C _{A/B}	Transceiver with driver disabled input capacitance balance, (C _A /C _B)				0.99		1.01	

- (1) All typical values are at 25°C and with a 3.3-V supply voltage.
- (2) HP4194A impedance analyzer (or equivalent)

6.9 Switching Characteristics - Driver

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pLH}	Propagation delay time, low-to-high-level output	See Figure 7-5	2	2.5	3.5	ns
t _{pHL}	Propagation delay time, high-to-low-level output	See Figure 7-5	2	2.5	3.5	ns

Submit Document Feedback



over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _r	Differential output signal rise time			2		ns
t _f	Differential output signal fall time			2		ns
t _{sk(p)}	Pulse skew ($ t_{pHL} - t_{pLH} $)			30	150	ps
t _{sk(pp)}	Part-to-part skew (2)				0.9	ns
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽³⁾	50-MHz clock input ⁽⁴⁾		2	3	ps
t _{jit(pp)}	Peak-to-peak jitter ^{(3) (6)}	100 Mbps 2 ¹⁵ –1 PRBS input ⁽⁵⁾		55	150	ps
t_{PHZ}	Disable time, high-level-to-high-impedance output			4	7	ns
t_{PLZ}	Disable time, low-level-to-high-impedance output	See Figure 7-6		4	7	ns
t_{PZH}	Enable time, high-impedance-to-high-level output	See Figure 7-0		4	7	ns
t_{PZL}	Enable time, high-impedance-to-low-level output			4	7	ns

- (1) All typical values are at 25°C and with a 3.3-V supply voltage.
- (2) Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions.
- (3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
- (4) $t_r = t_f = 0.5 \text{ ns } (10\% \text{ to } 90\%), \text{ measured over } 30\text{K samples.}$
- (5) $t_r = t_f = 0.5 \text{ ns } (10\% \text{ to } 90\%), \text{ measured over } 100\text{K samples.}$
- (6) Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$.

6.10 Switching Characteristics – Receiver

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output			2	6	10	ns
t _{PHL}	Propagation delay time, high-to-low-level output		C _L = 15 pF, See Figure 7-10	2	6	10	ns
t _r	Output signal rise time		CL - 13 pr, See Figure 7-10			2.3	ns
t _f	Output signal fall time					2.3	ns
t _{sk(p)}	Pulse skew (t _{pHL} - t _{pLH})	Type 2	C _L = 15 pF, See Figure 7-10		400	750	ps
t _{sk(pp)}	Part-to-part skew ⁽²⁾		C _L = 15 pF, See Figure 7-10			1	ns
t _{jit(per)}	Period jitter, rms (1 standard deviation) ⁽³⁾		50-MHz clock input ⁽⁴⁾		2		ps
t _{jit(pp)}	Peak-to-peak jitter ^{(3) (6)}	Type 2	100 Mbps 2 ¹⁵ –1 PRBS input ⁽⁵⁾		225	800	ps
t _{PHZ}	Disable time, high-level-to-high-impedance output				6	10	ns
t _{PLZ}	Disable time, low-level-to-high-impedance output		See Figure 7-11		6	10	ns
t _{PZH}	Enable time, high-impedance-to-high-level output		See Figure 1-11		10	15	ns
t _{PZL}	Enable time, high-impedance-to-low-level output				10	15	ns

- (1) All typical values are at 25°C and with a 3.3-V supply voltage.
- (2) Part-to-part skew is defined as the difference in propagation delays between two devices that operate at the same V/T conditions.
- (3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
- (4) , V_{ID} = 400 m V_{pp} , V_{cm} = 1 V, t_r = t_f = 0.5 ns (10% to 90%), measured over 30K samples.
- (5) , V_{ID} = 400 m V_{pp} , V_{cm} = 1 V, t_r = t_f = 0.5 ns (10% to 90%), measured over 100K samples.
- (6) Peak-to-peak jitter includes jitter due to pulse skew $(t_{sk(p)})$

6.11 Typical Characteristics





Figure 6-1. Differential Output Voltage vs Supply Voltage




7 Parameter Measurement Information




Copyright © 2016, Texas Instruments Incorporated

Figure 7-1. Driver Voltage and Current Definitions




A. All resistors are 1% tolerance.

Figure 7-2. Differential Output Voltage Test Circuit



- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_r \le 1$ ns, pulse frequency = 1 MHz, duty cycle = 50 ± 5%.
- B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.
- D. The measurement of $V_{OS(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 1 GHz.


Figure 7-3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Copyright © 2016, Texas Instruments Incorporated


Figure 7-4. Driver Short-Circuit Test Circuit





- A. All input pulses are supplied by a generator having the following characteristics: t_r or t_t≤ 1 ns, frequency = 1 MHz, duty cycle = 50 ± 5%.
- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 7-5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




- A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = 50 ± 5%.
- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 7-6. Driver Enable and Disable Time Circuit and Definitions


Submit Document Feedback





Copyright © 2016, Texas Instruments Incorporated

Figure 7-7. Maximum Steady State Output Voltage



- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter is measured using a 100 Mbps 2¹⁵–1 PRBS input.

Figure 7-8. Driver Jitter Measurement Waveforms




Figure 7-9. Receiver Voltage and Current Definitions

Table 7-1. Type-2 Receiver Input Threshold Test Voltages


APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT ⁽¹⁾	
VIA	V _{IB}	V _{ID}	V _{IC}		
2.400	0.000	2.400	1.200	Н	
0.000	2.400	-2.400	1.200	L	
3.475	3.325	0.150	3.4	Н	



Table 7-1. Type-2 Receiver Input Threshold Test Voltages (continued)

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT ⁽¹⁾
V _{IA}	V _{IB}	V _{ID}	V _{IC}	OUTFOR
3.425	3.375	0.050	3.4	L
-0.925	-1.075	0.150	–1	Н
-0.975	-1.025	0.050	–1	L

(1) H= high level, L = low level, output state assumes receiver is enabled ($\overline{RE} = L$)




- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = 50 ± 5%. C_L is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 7-10. Receiver Timing Test Circuit and Waveforms


Submit Document Feedback





- A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = 50 ± 5%.
- B. R_L is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
- C. C_L is the instrumentation and fixture capacitance within 2 cm of the DUT and ±20%.

Figure 7-11. Receiver Enable and Disable Time Test Circuit and Waveforms



- A. All input pulses are supplied by an Agilent 8304A Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter is measured using a 50 MHz 50 ±1% duty cycle clock input.



D. Peak-to-peak jitter is measured using a 100 Mbps 2^{15} -1 PRBS input.

Figure 7-12. Receiver Jitter Measurement Waveforms

Submit Document Feedback



8 Detailed Description

8.1 Overview

The SN65MLVD204B is a multipoint-low-voltage differential (M-LVDS) line drivers and receivers, which are optimized to operate at signaling rates up to 100 Mbps. All parts comply with the multipoint low-voltage differential signaling (M-LVDS) standard TIA/EIA-899. These circuits are similar to their TIA/EIA-644 standard compliant LVDS counterparts, with added features to address multipoint applications. The driver output has been designed to support multipoint buses presenting loads as low as 30 Ω , and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The SN65MLVD204B has Type-2 receiver that detect the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of –1 V to 3.4 V. Type-2 receivers include an offset threshold to provide a known output state under open-circuit, idle-bus, and other fault conditions.

8.2 Functional Block Diagram




Figure 8-1. SN65MLVD204B Block Diagram

8.3 Feature Description

8.3.1 Power-On-Reset

The SN65MLVD204B device operates and meets all the specified performance requirements for supply voltages in the range of 3 V to 3.6 V. When the supply voltage drops below 1.5 V (or is turning on and has not yet reached 1.5 V), power-on reset circuitry set the driver output to a high-impedance state.

8.3.2 ESD Protection

The bus terminals of the SN65MLVD204B possess on-chip ESD protection against ± 8 -kV human body model (HBM) and ± 8 -kV IEC61000-4-2 contact discharge. The IEC-ESD test is far more severe than the HBM-ESD test. The 50% higher charge capacitance, CS, and 78% lower discharge resistance, R_D of the IEC model produce significantly higher discharge currents than the HBM-model.

As stated in the IEC 61000-4-2 standard, contact discharge is the preferred test method; although IEC air-gap testing is less repeatable than contact testing, air discharge protection levels are inferred from the contact discharge test results.




Figure 8-2. HBM and IEC-ESD Models and Currents in Comparison (HBM Values in Parenthesis)

8.4 Device Functional Modes

8.4.1 Operation with V_{CC} < 1.5 V

Bus pins will be high impedance under this condition.

8.4.2 Operations with 1.5 V \leq V_{CC} < 3 V

Operation with supply voltages in the range of 1.5 V \leq V_{CC} < 3 V is undefined and no specific device performance is guaranteed in this range.

8.4.3 Operation with 3 V \leq V_{CC} < 3.6 V

Operation with the supply voltages greater than or equal to 3 V and less than or equal to 3.6 V is normal operation.

8.4.4 Device Function Tables

Table 8-1. Type-2 Receiver (1)

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≥ 150 mV	L	Н
50 mV < V _{ID} < 150 mV	L	?
V _{ID} ≤ 50 mV	L	L
X	Н	Z
X	Open	Z

(1) H = high level, L = low level, Z = high impedance, X = Don't care, ? - indeterminate

Table 8-2. Driver (1)


Table 0-2. Dilver								
INPUTS	ENABLE	OUTPUTS						
D	DE	A B						
L	Н	L	Н					
Н	Н	Н	L					
Open	Н	L	Н					
Х	Open	Z	Z					
X	L	Z	Z					


(1) H = high level, L = low level, Z = high impedance, X = Don't care, ? - indeterminate


ADVANCE INFORMATION



8.4.5 Equivalent Input and Output Schematic Diagrams







Copyright © 2016, Texas Instruments Incorporated



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN65MLVD204B is a multipoint line drivers and receivers. The functionality of these devices is simple, yet extremely flexible, leading to their use in designs ranging from wireless base stations to desktop computers.

9.2 Typical Application

9.2.1 Multipoint Communications

In a multipoint configuration many transmitters and many receivers can be interconnected on a single transmission line. The key difference compared to multi-drop is the presence of two or more drivers. Such a situation creates contention issues that need not be addressed with point-to-point or multidrop systems. Multipoint operation allows for bidirectional, half-duplex communication over a single balanced media pair. To support the location of the various drivers throughout the transmission line, double termination of the transmission line is now necessary.

The major challenge that system designers encounter are the impedance discontinuities that device loading and device connections (stubs) introduce on the common bus. Matching the impedance of the loaded bus and using signal drivers with controlled signal edges are the keys to error-free signal transmissions in multipoint topologies.



Figure 9-1. Multipoint Configuration

9.2.2 Design Requirements

For this design example, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETERS	VALUES
Driver supply voltage	3 to 3.6 V
Driver input voltage	0.8 to 3.3 V
Driver signaling rate	DC to 100 Mbps
Interconnect characteristic impedance	100 Ω
Termination resistance (differential)	100 Ω
Number of receiver nodes	2 to 32
Receiver supply voltage	3 to 3.6 V
Receiver input voltage	0 to (V _{CC} – 0.8) V
Receiver signaling rate	DC to 100 Mbps
Ground shift between driver and receiver	±1 V

Submit Document Feedback



9.2.3 Detailed Design Procedure

9.2.3.1 Supply Voltage

The SN65MLVD204B operates from a single supply. The devices can support operation with a supply as low as 3 V and as high as 3.6 V.

9.2.3.2 Supply Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. At low frequencies, power supply offers very low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 μ F to 1000 μ F) at the board level do a good job up into the kHz range. Due to their size and length of their leads, large capacitors tend to have large inductance values at the switching frequencies. To solve this problem, smaller capacitors (in the nF to μ F range) must be installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with M-LVDS chips can be determined by Equation 1 and Equation 2, according to *High Speed Digital Design – A Handbook of Black Magic* by Howard Johnson and Martin Graham (1993). A conservative rise time of 4 ns and a worst-case change in supply current of 100 mA covers the whole range of M-LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 100 mV; however, this figure varies depending on the noise budget available for the design.

$$C_{chip} = \left(\frac{\Delta I_{Maximum Step Change Supply Current}}{\Delta V_{Maximum Power Supply Noise}}\right) \times T_{Rise Time}$$
(1)

$$C_{MLVDS} = \left(\frac{100 \text{ mA}}{100 \text{ mV}}\right) \times 4 \text{ ns} = 0.004 \text{ } \mu\text{F}$$
 (2)

Figure 9-2 shows a configuration that lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10 μ F) and the value of capacitance found above (0.004 μ F). Place the smallest value of capacitance as close as possible to the chip.



Figure 9-2. Recommended M-LVDS Bypass Capacitor Layout

9.2.3.3 Driver Input Voltage

The input stage accepts LVTTL signals. The driver will operate with a decision threshold of approximately 1.4 V.

9.2.3.4 Driver Output Voltage

The driver outputs a steady state common mode voltage of 1 V with a differential signal of 540 V under nominal conditions.

9.2.3.5 Termination Resistors

As shown earlier, an M-LVDS communication channel employs a current source driving a transmission line which is terminated with two resistive loads. These loads serve to convert the transmitted current into a voltage



at the receiver input. To ensure good signal integrity, the termination resistors should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistors are within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- Ω impedance, the termination resistors should be between 90 Ω and 110 Ω . The line termination resistors are typically placed at the ends of the transmission line.

9.2.3.6 Receiver Input Signal

The M-LVDS receivers herein comply with the M-LVDS standard and correctly determine the bus state. These devices have Type-1 and Type-2 receivers that detect the bus state with as little as 50 mV of differential voltage over the common mode range of –1 V to 3.4 V.

9.2.3.7 Receiver Input Threshold (Failsafe)

The MLVDS standard defines a Type-1 and Type-2 receiver. Type-1 receivers have their differential input voltage thresholds near zero volts. Type-2 receivers have their differential input voltage thresholds offset from 0 V to detect the absence of a voltage difference. The impact to receiver output by the offset input can be seen in Table 9-2 and Figure 9-3.

Table 9-2. Receiver Input Voltage Threshold Requirements

		•
RECEIVER TYPE	OUTPUT LOW	OUTPUT HIGH
Type 1	$-2.4 \text{ V} \le \text{V}_{\text{ID}} \le -0.05 \text{ V}$	$0.05 \text{ V} \le \text{V}_{\text{ID}} \le 2.4 \text{ V}$
Type 2	$-2.4 \text{ V} \le \text{V}_{\text{ID}} \le 0.05 \text{ V}$	0.15 V ≤ V _{ID} ≤ 2.4 V




Figure 9-3. Expanded Graph of Receiver Differential Input Voltage Showing Transition Region

9.2.3.8 Receiver Output Signal

Receiver outputs comply with LVTTL output voltage standards when the supply voltage is within the range of 3 V to 3.6 V.

9.2.3.9 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the M-LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces.

The nominal characteristic impedance of the interconnect should be between 100 Ω and 120 Ω with variation no more than 10% (90 Ω to 132 Ω).

9.2.3.10 PCB Transmission Lines

As per SNLA187, Figure 9-4 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground

Product Folder Links: SN65MI VD204B

plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 9-4 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example, if S is less than 2 × W, the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.




Figure 9-4. Controlled-Impedance Transmission Lines



9.2.4 Application Curves




Figure 9-5. Driver Fall Time

Figure 9-6. Driver Rise Time

Submit Document Feedback

10 Power Supply Recommendations

The M-LVDS driver and receivers in this data sheet are designed to operate from a single power supply. Both drivers and receivers operate with supply voltages in the range of 3 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than ±1 V. Board level and local device level bypass capacitance should be used and are covered Supply Bypass Capacitance.



11 Layout

11.1 Layout Guidelines

11.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in Figure 11-1.




Figure 11-1. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing M-LVDS signals on microstrip transmission lines if possible. The PCB traces allow designers to specify the necessary tolerances for $Z_{\rm O}$ based on the overall noise budget and reflection allowances. Footnotes 1², 2³, and 3⁴ provide formulas for $Z_{\rm O}$ and $t_{\rm PD}$ for differential and single-ended traces. 2 3 4




Figure 11-2. Stripline Topology

11.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with M-LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers[™] 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters

Product Folder Links: SN65MLVD204B

² Howard Johnson & Martin Graham.1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.

Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.

⁴ Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.



pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving M-LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62 µm or 0.0003 in (minimum).
- Copper plating should be 25.4 µm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

11.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you must decide how many levels to use in the stack. To reduce the TTL/CMOS to M-LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in Figure 11-3.




Figure 11-3. Four-Layer PCB Board

Note

The separation between layers 2 and 3 should be 127 µm (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in Figure 11-4.




Figure 11-4. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.

11.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low noise coupling requires close coupling between the differential pair of an M-LVDS link to benefit from the electromagnetic field cancellation. The traces should be $100-\Omega$ differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent M-LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.






Figure 11-5. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

11.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

11.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. Ideally, via placement is immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.




Figure 11-6. Low Inductance, High-Capacitance Power Connection

Typical 12-Layer PCB


Bypass capacitors should be placed close to V_{DD} pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402, 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground tangent #unique_62/ plane through vias to the pads of the capacitor as shown unique 62 Connect 42 SLLS3734818(a).


An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μ F, and 0.1 μ F are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground

Product Folder Links: SN65MLVD204B



at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center pad must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the pad connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes (as shown in Figure 9-4) creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND pad makes the optimal decoupling layout impossible to achieve due to insufficient pad-to-pad spacing as shown in #unique_62/unique_62_Connect_42_SLLS3734818(b). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the V_{DD} via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This will result in a poor solder connection.





11.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 11-7.




Figure 11-7. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 11-8. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




Figure 11-8. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

ADVANCE INFORMATION



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

Rogers[™] is a trademark of Rogers Corporation.

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

13.1 Package Option Addendum



13.1.1 Packaging Information

Orderable Device	Status (1)	Packag e Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking ^{(4) (5)}
SN65MLVD204B	ACTIV E	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C- UNLIM	-40 to 85	MF204B
SN65MLVD204BR	ACTIV E	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C- UNLIM	-40 to 85	MF204B
SN65MLVD204BRUM	PREVI EW	WQFN	RUM	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C- UNLIM	-40 to 125	MF204B
SN65MLVD204BRUM R	PREVI EW	WQFN	RUM	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C- UNLIM	-40 to 125	MF204B

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Submit Document Feedback




13.1.2 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO W Cavity A0


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
D1	Ditab batwaan ayaacasiya aayity contara

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD204BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65MLVD204BRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2





Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
SN65MLVD204BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65MLVD204BRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0

Submit Document Feedback




D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
- Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.





EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT 8X (.061) [1.55] SYMM -SEE **DETAILS** 8 8X (.024) [0.6] SYMM (R.002) TYP [0.05] 6X (.050) [1.27] (.213) [5.4] LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:8X SOLDER MASK SOLDER MASK OPENING METAL UNDER SOLDER MASK METAL OPENING EXPOSED METAL EXPOSED-METAL .0028 MAX [0.07] ALL AROUND 0028 MIN [0.07] ALL AROUND SOLDER MASK DEFINED NON SOLDER MASK DEFINED SOLDER MASK DETAILS

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



4214825/C 02/2019




EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.






MECHANICAL DATA

RUM (S-PQFP-N16)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-220 variation WGGC-3.



THERMAL PAD MECHANICAL DATA

RUM (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4209093-2/F 09/15


NOTES: All linear dimensions are in millimeters



LAND PATTERN DATA

RUM (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.

www.ti.com 4-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65MLVD204BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MF204B	Samples
SN65MLVD204BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MF204B	Samples
SN65MLVD204BRUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MLVD 204B	Samples
SN65MLVD204BRUMT	ACTIVE	WQFN	RUM	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	MLVD 204B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 4-Sep-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD204BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65MLVD204BRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65MLVD204BRUMT	WQFN	RUM	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 23-Jul-2021



*All dimensions are nominal

7 til dillionolollo alo nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65MLVD204BDR	SOIC	D	8	2500	340.5	336.1	25.0	
SN65MLVD204BRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0	
SN65MLVD204BRUMT	WQFN	RUM	16	250	210.0	185.0	35.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RUM (S-PQFP-N16)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-220 variation WGGC-3.



4209093-2/F 09/15

RUM (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: All linear dimensions are in millimeters

RUM (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated