

Evaluating the AD5770R with 6-Channel, 14-Bit, Current Output DAC and On-Chip Reference, SPI Interface

FEATURES

- Fully featured evaluation board for the AD5770R
- PC control in conjunction with Analog Devices[®] Inc., EVAL-SDP-CB1Z system development platform
- ▶ PC software for control

EVALUATION KIT CONTENTS

- EVAL-AD5770RSDZ evaluation board
- ▶ USB cable

EQUIPMENT NEEDED

- EVAL-SDP-CB1Z (SDP-B) board, board must be purchased separately
- PC running Windows 7 or Windows 10

SOFTWARE NEEDED

 Evaluation software, available for download from the EVAL-AD5770RSDZ product page

DOCUMENTS NEEDED

AD5770R data sheet

GENERAL DESCRIPTION

The EVAL-AD5770RSDZ is a fully featured evaluation board that is designed to help the user evaluate the AD5770R 6-channel, 14-bit, current output digital-to-analog converter (DAC).

The EVAL-AD5770RSDZ evaluation board is controlled by the following two methods: the on-board P11 connector and the EVAL-SDP-CB1Z (Connector P10). The system development (SDP-B) board uses the AD5770R evaluation software to control the EVAL-AD5770RSDZ evaluation board via a Windows[®] PC USB port.

The EVAL-AD5770RSDZ board contains a power solution that uses the ADP5073 switching regulator to generate -2 V from a +3.3 V supply and the ADP1741 linear regulator to generate +2 V from a +3.3 V supply. Alternatively, the AD5770R also uses a linear power supply connected through the nine on-board connectors (P0 to P8). The AD5770R incorporates an internal 1.25 V precision reference. The EVAL-AD5770RSDZ board contains an additional 1.25 V, 0.5 ppm/°C voltage reference.

The AD5770R evaluation software provides an intuitive graphic user interface (GUI) that configures and controls the AD5770R over the serial peripheral interface (SPI).

The AD5770R is a 6-channel, 14-bit resolution, low noise, programmable current output DAC for photonics control applications. The output current ranges are software selectable, and channels are routed to the MUX_OUT pin for external monitoring.

See the AD5770R data sheet for full details and consult the AD5770R data sheet in conjunction with this user guide when using the EVAL-AD5770RSDZ board.

EVALUATION BOARD PHOTOGRAPH



Figure 1.

TABLE OF CONTENTS

1
1
1
1
1
1
1
3
3
3
3
5
5
5
5
5
6
6

Main Window	7
REFERENCE CONFIG	7
CHANNEL CONFIG	7
SET OUTPUT RANGE	7
SET DAC CURRENT	7
LDAC	7
PAGE MASK	8
MONITOR MUX	8
OUTPUT FILTER	8
ALARM	8
STATUS	8
RESET	8
Read All Function	8
Evaluation Board Artwork and Schematics	9
Ordering Information	12
Bill of Materials	12
Notes	13

REVISION HISTORY

3/2023—Rev. 0 to Rev. A	
Changes to External Power Supply Option Section	3
Changes to Table 1	3
Changes to Table 4	5
Changes to On-Board Reference Section	5
Changes to Figure 19 Caption	10
Changes to Figure 20 Caption	11

2/2019—Revision 0: Initial Version

EVALUATION BOARD HARDWARE

POWER SUPPLIES AND LINK OPTIONS

The EVAL-AD5770RSDZ board is powered by using the on-board ADP5073 and ADP1741 regulators. Both regulators are powered with a 3.3 V supply through an on-board P6 connector. Power is also supplied to the evaluation board through the nine on-board connectors, P0 to P8. See Figure 2 for a functional block diagram of the on-board connectors.

POWER SOLUTION OPTION

To generate 2 V for the AD5770R pins, PVDD0 to PVDD5, with the on-board ADP1741 regulator, connect JP10, JP11, JP12, JP13, and JP14 to Position A, insert JP8, and connect 3.3 V to P6 (AVDD). To generate -2 V for PVEE0 and AVEE with the ADP5073, connect JP6, JP7, JP16, and JP17 to Position A and insert JP18 while applying an external 3.3 V to P6 (AVDD). To connect PVEE0 and AVEE to 0 V connect JP6 and JP7 to Position B. See Figure 2 for a diagram of all power connections.

EXTERNAL POWER SUPPLY OPTION

The evaluation board is powered using external supplies. Follow the link connections under the external supply column in Table 1 to connect external voltages to P6 (AVDD), P0 to P5 (PVDD0 EXT to PVDD5_EXT), P7 (PVEE0_EXT), and P8 (AVEE_EXT). Refer to Table 2 for full link options. If the SDP-B board is controlling the EVAL-AD5770RSDZ board, do not apply 3.3 V to the IOVDD pin on P11 or P9. The IOVDD pin of P11 is only powered when the SDP-B is not used. Consult the AD5770R data sheet to determine the safety operating limits for all mentioned devices.

Tabla d	A	Chaut I links	^ fi	atian far	D	Calutian	l	Damak	^	I
ranie i	UIIICK.	Start I Ink	Continuir	ation tor	Power	Soution	annı	sencn	SUD	nnv
10010 11	quion		Connigun	10011101		00141011			oup	ניקי

Link	Power Solution	External Supply
JP6	В	В
JP7	В	В
JP8	Inserted	Removed
JP10	В	A
JP11	В	A
JP12	В	A
JP13	В	A
JP14	В	A
JP15	В	A
JP16	В	A
JP17	В	A
JP18	Inserted	Removed



Figure 2. Powering the EVAL-AD5770RSDZ Evaluation Board

EVALUATION BOARD HARDWARE

Table 2. Link Options

JPD Selects the connection of the IDACD pin on the AD5770R. Position A connects the AD5770R IDACO output to GND via D0. Position B connects the AD5770R IDACO output to GND via D1. JP1 Insert this link to connect the AD5770R IDACO output to GND via D2. JP3 Insert this link to connect the AD5770R IDACO output to GND via D3. JP4 Insert this link to connect the AD5770R IDACO output to GND via D4. JP5 Insert this link to connect the AD5770R IDACO output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R IDACO output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R IDACO output to GND. Position A connects the AD5770R IVEE0 to FWhen JP16 is in Position B and JP18 is inserted. Position B connects the AD5770R VXEE to P3 when JP17 is in Position A. Position A connects the AD5770R VXEE to GND. JP8 When inserted, the AD5770R VXEE to P3 when JP17 is in Position A. Position A connects the AD5770R VXEE TO D3 when JP17 is in Position A. Position A connects the AD5770R VXEE TO D3 when JP17 is in Position A. Position A connects the AD5770R VXEE TO D3 when JP17 is in Position A. Position A connects the AD5770R VXEE TO D3 when JP17 is in Position A.	Link No.	Description
Position A connects the AD5770R IDAC0 output to CND via D0. JP1 Insert this link to onmeet the AD5770R IDAC0 output to GND via D1. JP2 Insert this link to onmeet the AD5770R IDAC0 output to GND via D2. JP3 Insert this link to onmeet the AD5770R IDAC0 output to GND via D3. JP4 Insert this link to onmeet the AD5770R IDAC3 output to GND via D4. JP5 Insert this link to onmeet the AD5770R IDAC5 output to GND via D5. JP6 Selects the power supply for PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position B connects the AD5770R PVEE0 to D7 when JP16 is in Position A. Position B connects the AD5770R AVEE to GND. JP7 Selects the power supply for PVEE0 to D7 when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to GND. Position B connects the AD5770R AVEE to GND. JP8 When inserted, the AD5770R AVEE to GND. Position A connects the AD5770R AVEE to GND. JP8 When inserted, the AD5770R VEEF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VEEF_IO pin to the 1.25 V reference voltage. JP10 Selects the power supply for PVD00 to 2.V. Position B connects the AD5770R PVEEF_IO pin to the 1.25 V reference voltage. JP11 Selects the power supply for PVD00 to 2.V. Position B connects the AD5770R PVEEF_IO pin to the 1.25 V reference voltage.	JP0	Selects the connection of the IDAC0 pin on the AD5770R.
Position B connects the AD5770R IDAC0 output to TP6 via D6. JP1 Insert this link to connect the AD5770R IDAC2 output to GND via D1. JP2 Insert this link to connect the AD5770R IDAC2 output to GND via D3. JP4 Insert this link to connect the AD5770R IDAC3 output to GND via D4. JP5 Insert this link to connect the AD5770R IDAC3 output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R IDAC3 output to GND via D5. JP6 Selects the power supply for PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position A connects the AD5770R IDACE to PWEE0 to GND. JP7 Selects the power supply for AVEE to PM on-DP17 is in Position A. Position A connects the AD5770R VEEE to PM on-DP17 is in Position A. Position A connects the AD5770R VEEE to PM on-DP17 is in Position A. Position A connects the AD5770R VEEE to PM on-DP17 is in Position A. Position A connects the AD5770R VEEE to PM on-DP17 is in Position A. Position A connects the AD5770R VEEE to DM on-board -2 V when JP17 is in Position A. Position A connects the AD5770R VEEE to DM on ta 12 V reference voltage. Position A connects the AD5770R VEEE to DM to 12. JP1 Selects the power supply for AVEE. JP3 Selects the power supply for AVEE. JP4 Selects the power supply for AVEE. JP4 Selects the AD5770R VPEE to DM to 12. </th <td></td> <td>Position A connects the AD5770R IDAC0 output to GND via D0.</td>		Position A connects the AD5770R IDAC0 output to GND via D0.
JP1 Insert this limk to connect the AD5770R IDAC1 output to GND via D1. JP2 Insert this limk to connect the AD5770R IDAC3 output to GND via D3. JP4 Insert this limk to connect the AD5770R IDAC3 output to GND via D4. JP5 Insert this limk to connect the AD5770R IDAC3 output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP16 is in Position A Position B connects the AD5770R PVEE0 to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R RVEE to the on-board -2 V when JP17 is in Position A. Position B connects the AD5770R RVEE to GND. JP8 When inserted, the AD9710R AVEE to GND. JP8 Vesition A connects the AD5770R RVEE to GND. JP8 When inserted, the AD9710R AVEE to GND. JP8 Vesition A connects the AD5770R RVEE JO pin to 12. JP10 Selects the power supply for PVED1 JP3 Selects the power supply for PVED1 JP4 Selects the power supply for PVED1 JP4 Vesition B connects the AD5770R RVEE JO pin to 12. JP4 Selects the power supply for PVED1 JP4 Selects the power supply for PVED1 JP4 Sel		Position B connects the AD5770R IDAC0 output to TP6 via D6.
JP2 Insert this link to connect the AD5770R IDAC3 output to GND via D2. JP3 Insert this link to connect the AD5770R IDAC3 output to GND via D3. JP4 Insert this link to connect the AD5770R IDAC4 output to GND via D4. JP5 Insert this link to connect the AD5770R IDAC4 output to GND via D5. JP6 Position & connects the AD5770R PVEED to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position & connects the AD5770R PVEED to GND. Position & connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position & connects the AD5770R AVEE to BW when JP17 is in Position A. Position & connects the AD5770R AVEE to GND. JP7 Selects the power supply for AVEE. Position A connects the AD5770R AVEE to SPW when JP17 is in Position A. Position & connects the AD5770R AVEE to SPW when JP17 is in Position A. Position A connects the AD5770R AVEE to GND. JP8 When inserted. the ADF1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position A connects the AD5770R VPEE 10 pin to 12. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVED 10 to Connector P0. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not e	JP1	Insert this link to connect the AD5770R IDAC1 output to GND via D1.
JP3 Insert this link to connect the AD5770R IDAC3 output to GND via D3. JP4 Insert this link to connect the AD5770R IDAC4 output to GND via D4. JP5 Insert this link to connect the AD5770R IDAC5 output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R IPAC5 output to GND via D5. JP7 Position A connects the AD5770R IPAC5 output to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE To P10 pin to the 1.25 V reference voltage. Position A connects the AD5770R RVEE JO pin to 12. JP10 Selects the power supply for PVD00. Position A connects the AD5770R RVED to Von Connector P0. Ensure PVD01 does not exceed AVDD – 0.4 V. JP11 Selects the power supply for PVD01. Position A connects the AD5770R RVDD1 to Connector P0. Ensure PVD01 does not exceed AVDD – 0.4 V. <t< th=""><td>JP2</td><td>Insert this link to connect the AD5770R IDAC2 output to GND via D2.</td></t<>	JP2	Insert this link to connect the AD5770R IDAC2 output to GND via D2.
JP4 Insert this link to connect the AD5770R IDAC4 output to GND via D4. JP5 Insert this link to connect the AD5770R IDAC5 output to GND via D5. JP6 Selects the power supply for PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to BON. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to BON. JP8 When inserted, the AD5770R AVEE to BON. JP8 When inserted, the AD5770R AVEE to BON. JP8 When inserted, the AD5770R AVEE to PS when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to BON. Position B connects the AD5770R AVEE to SON. JP8 When inserted, the ADF171 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position B connects the AD5770R VREF_IO pin to J2. Position A connects the AD5770R PVDD1 to 2 V. Position A connects the AD5770R PVDD1 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP1 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Se	JP3	Insert this link to connect the AD5770R IDAC3 output to GND via D3.
JP5 Insert this link to connect the AD5770R IDACS output to GND via D5. JP6 Selects the power supply for PVEE0. Position B connects the AD5770R PVEE0 to P7 when JP16 is in Position B and JP18 is inserted. Position A connects the AD5770R PVEE0 to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to GND. JP8 When inserted. the AD5770R AVEE to GND. JP8 When inserted. the AD5770R AVEE to GND. JP9 External reference control. Position B connects the AD5770R AVEE to GND. JP8 When inserted. the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R PVED0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP10 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVD02. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVD02. Position B connects the AD5770R PVDD1 to t	JP4	Insert this link to connect the AD5770R IDAC4 output to GND via D4.
JP6 Selects the power supply for PVEE0. Position B connects the AD5770R PVEE0 to P7 when JP16 is in Position B and JP18 is inserted. Position A connects the AD5770R PVEE0 to P7 when JP16 is in Position A. Position A connects the AD5770R PVEE0 to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position A connects the AD5770R AVEE to GND. JP8 When inserted, the AD5770R AVEE to GND. JP8 When inserted, the AD5770R AVEE to GND. JP8 When inserted, the AD5770R AVEE to DP owner d and the regulator output is set to the on-board 2 V. JP8 Selects the power supply for VD0. Position A connects the AD5770R PVED0 to 2 V. Position A connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP1 Selects the power supply for PVDD1. Position A connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP1	JP5	Insert this link to connect the AD5770R IDAC5 output to GND via D5.
Position B connects the AD5770R PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted. Position A connects the AD5770R PVEE0 to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to P8 when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to P8 when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to P8 when JP17 is in Position A. Position B connects the AD5770R AVEE to P8 when JP17 is in Position A. Position B connects the AD5770R AVEE to P8 when JP17 is in Position A. Position B connects the AD5770R VVEEF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VVEEF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VVEEF_IO pin to 12. JP10 Selects the power supply for PVDD0. Position B connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to 10 Connector P0. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD0 to 10 Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVDD5. Position A connects the AD5770R PVDD5 t	JP6	Selects the power supply for PVEE0.
Position B connects the AD5770R PVEE0 to OP7 when JP16 is in Position A. Position A connects the AD5770R PVEE0 to GND. Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to B RW hen JP17 is in Position A. Position A connects the AD5770R AVEE to GND. JP8 When inserted, the ADP17181 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVEE10 to 10 Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD2 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14		Position B connects the AD5770R PVEE0 to the on-board -2 V when JP16 is in Position B and JP18 is inserted.
Position A connects the AD5770R PVEE0 to GND. JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to GND. JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 Externar reference control. Position B connects the AD5770R VREE JO pin to 14: 25 V reference voltage. Position B connects the AD5770R VREE JO pin to 12. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R VPED to 2 V. Position B connects the AD5770R PVDD1 to 2 V. Position B connects the AD5770R PVDD1 to Connector P0. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power s		Position B connects the AD5770R PVEE0 to P7 when JP16 is in Position A.
JP7 Selects the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position B connects the AD5770R AVEE to GND. JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to 2 V. Position B connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD5 to Connector P3. Ensure		Position A connects the AD5770R PVEE0 to GND.
Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted. Position A connects the AD5770R AVEE to P8 when JP17 is in Position A. Position A connects the AD5770R AVEE to GND. JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position B connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVED to 2 V. Position B connects the AD5770R PVDD to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD2 to Connector P3. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to the on-board 2 V. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A	JP7	Selects the power supply for AVEE.
Position B connects the AD5770R AVEE to CMD. Position A connects the AD5770R AVEE to GMD. JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position B connects the AD5770R PVDD1 to 2 V. Position A connects the AD5770R PVDD1 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position A connects the AD5770R PVDD1 to the on-board 2 V. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position B connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not excee		Position B connects the AD5770R AVEE to the on-board -2 V when JP17 is in Position B and JP18 is inserted.
Position A connects the AD5770R AVEE to GND. JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position A connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVDD1 to 2 V. Position B connects the AD5770R PVDD1 to 2 V. Position B connects the AD5770R PVDD1 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P2. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD4 to Conn		Position B connects the AD5770R AVEE to P8 when JP17 is in Position A.
JP8 When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V. JP9 External reference control. Position A connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVDD to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Position B connects the AD5770R PVDD1 to Connector P0. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVD2 to the on-board 2 V. Position B connects the AD5770R PVDD3 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVD2 to the on-board 2 V. Position A connects the AD5770R PVD04 to connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position A connects the AD5770R PVED5 to Connector P4. Ensure PVDD5 does not e		Position A connects the AD5770R AVEE to GND.
JP9 External reference control. Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. Position B connects the AD5770R PVDD0 to 2 V. Position B connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position B connects the AD5770R PVDD4 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to Connector P4. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to the on	JP8	When inserted, the ADP1741 linear regulator is powered and the regulator output is set to the on-board 2 V.
Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage. Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position A connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD2. Position B connects the AD5770R PVDD2 to connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD3 to connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD4 to Connector P3. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position B connects the AD5770R PVDD5 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5.	JP9	External reference control.
Position A connects the AD5770R VREF_IO pin to J2. JP10 Selects the power supply for PVDD0. Position B connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD1 to connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD1 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD4 to Connector P3. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the AD5770R PVDD5 to Connector P5. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the AD5770R PVDD5 to Connector P4.		Position B connects the AD5770R VREF_IO pin to the 1.25 V reference voltage.
JP10 Selects the power supply for PVDD0. Position B connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position B connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position A connects the AD5770R PVDD1 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position B connects the AD5770R PVDD3 to Connector P2. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position A connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P4. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVED5. Position A c		Position A connects the AD5770R VREF_IO pin to J2.
Position B connects the AD5770R PVDD0 to 2 V. Position A connects the AD5770R PVDD1 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVD01. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD2. Position A connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVD02. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVD03. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVD4. Position A connects the AD5770R PVDD4 to connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used wit	JP10	Selects the power supply for PVDD0.
Position A connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V. JP11 Selects the power supply for PVD01. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD2. Position B connects the AD5770R PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVD03. Position A connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVD03. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVD04. Position A connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to Connector P3 when JP6 is in Position B. JP17 Used with JP7 t		Position B connects the AD5770R PVDD0 to 2 V.
JP11 Selects the power supply for PVDD1. Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD2 to the on-board 2 V. Position B connects the AD5770R PVDD3. Position B connects the AD5770R PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position B connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD4 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP17 Used with JP7 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to Co		Position A connects the AD5770R PVDD0 to Connector P0. Ensure PVDD0 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVDD1 to the on-board 2 V. Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V. JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position B connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to connector P3 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE.	JP11	Selects the power supply for PVDD1.
Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V.JP12Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V.JP13Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V.JP14Selects the power supply for PVDD4. Position A connects the AD5770R PVDD4 to Connector P3. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP14Selects the power supply for PVDD4. Position A connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP16Used with JP6 to select the power supply for PVEE0. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP17Used with JP7 to select the power supply for AVEE. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position A connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5		Position B connects the AD5770R PVDD1 to the on-board 2 V.
JP12 Selects the power supply for PVDD2. Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is i		Position A connects the AD5770R PVDD1 to Connector P1. Ensure PVDD1 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVDD2 to the on-board 2 V. Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V. JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD4. Position B connects the AD5770R PVDD4 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V. JP14 Selects the power supply for PVDD4. Position A connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to Connector P8 when JP7 is in Position B.	JP12	Selects the power supply for PVDD2.
Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V.JP13Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V.JP14Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position B connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP16Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position B connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B.JP17Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B.JP18When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position B connects the AD5770R PVDD2 to the on-board 2 V.
JP13 Selects the power supply for PVDD3. Position B connects the AD5770R PVDD3 to the on-board 2 V. Position A connects the AD5770R PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position B connects the AD5770R PVDD5 to connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R PVDD2 to Connector P2. Ensure PVDD2 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVDD3 to the on-board 2 V.Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V.JP14Selects the power supply for PVDD4.Position B connects the AD5770R PVDD4 to the on-board 2 V.Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5.Position B connects the AD5770R PVDD5 to the on-board 2 V.Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP16Used with JP6 to select the power supply for PVEE0.Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B.JP17Used with JP7 to select the power supply for AVEE.Position B connects the AD5770R AVEE to the on-board -2 V when JP6 is in Position B.JP17Used with JP7 to select the power supply for AVEE.Position B connects the AD5770R AVEE to the on-board -2 V when JP6 is in Position B.JP18When inserted, the AD5770R AVEE to Connector P8 when JP7 is in Position B.	JP13	Selects the power supply for PVDD3.
Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V.JP14Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. 		Position B connects the AD5770R PVDD3 to the on-board 2 V.
JP14 Selects the power supply for PVDD4. Position B connects the AD5770R PVDD4 to the on-board 2 V. Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V. JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R PVDD3 to Connector P3. Ensure PVDD3 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVDD4 to the on-board 2 V.Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP16Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B.JP17Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B.JP18When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.	JP14	Selects the power supply for PVDD4.
Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.JP15Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.JP16Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B.JP17Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B.JP18When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position B connects the AD5770R PVDD4 to the on-board 2 V.
JP15 Selects the power supply for PVDD5. Position B connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R PVDD4 to Connector P4. Ensure PVDD4 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVDD5 to the on-board 2 V. Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position A connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.	JP15	Selects the power supply for PVDD5.
Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V. JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position B connects the AD5770R PVDD5 to the on-board 2 V.
JP16 Used with JP6 to select the power supply for PVEE0. Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R PVDD5 to Connector P5. Ensure PVDD5 does not exceed AVDD - 0.4 V.
Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B. Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.	JP16	Used with JP6 to select the power supply for PVEE0.
Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B. JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position B connects the AD5770R PVEE0 to the on-board -2 V when JP6 is in Position B.
JP17 Used with JP7 to select the power supply for AVEE. Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R PVEE0 to Connector P7 when JP6 is in Position B.
Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B. Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.	JP17	Used with JP7 to select the power supply for AVEE.
 Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B. JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V. 		Position B connects the AD5770R AVEE to the on-board -2 V when JP7 is in Position B.
JP18 When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.		Position A connects the AD5770R AVEE to Connector P8 when JP7 is in Position B.
	JP18	When inserted, the ADP5073 dc-to-dc inverting regulator is powered and the regulator output is set to the on-board -2 V.

EVALUATION BOARD HARDWARE

ON-BOARD CONNECTORS

Table 3 describes the 13 connectors on the EVAL-AD5770RSDZ board.

Table 3. On-Board Connectors

Connector	Function
P0 to P5	Supplies PVDD0 to PVDD5 pins externally
P6	Supplies AVDD pin externally
P7	Supplies PVEE0 pin externally
P8	Supplies AVEE pin externally
P9	Not inserted
P10	SDP board connector
P11	Digital interface pin header connector (PMOD).
J1	MUX_OUT pin connector
J2	REF_IO pin connector

CONNECTOR P11 PIN DESCRIPTIONS

Figure 3 shows both a peripheral module interface (PMOD) and connections for digital lines that serve as inputs and outputs to and from the external digital controller. Refer to Table 4 for descriptions of each pin number (digital line).

ſ	7	8	9 □	10 □	11 □	12 □	
Ĺ	□ 1	□ 2	□ 3	□ 4	□ 5	□ 6	003

Figure 3. Connector P11 Pin Configuration

Table 4.	Connector	P11 Pin	Descriptions
----------	-----------	---------	--------------

Pin No.	Mnemonic
1	CS
2	SDI
3	SDO
4	SCLK

Table 4. Connector P11 Pin Descriptions (Continued)

Pin No.	Mnemonic
5	GND
6	IOVDD/VCC
7	ALARM
8	RESET
9	LDAC
10	No connection
11	GND
12	IOVDD/VCC

ON-BOARD REFERENCE

The EVAL-AD5770RSDZ board contains the LT6657A-1.25 (1.25 V, 0.5 ppm/°C voltage reference). Place JP9 in Position B to use the LT6657A-1.25 as the reference source for the AD5770R. When using the AD5770R on-chip voltage reference, connect JP9 to Position A (see Figure 2).

MULTIPLEXER OUTPUT

The AD5770R diagnostic features output compliance voltages, output currents, and internal die temperature monitoring. The output compliance voltages and representative voltages of output current and internal die temperature are multiplexed on-chip and are available on the J1 connector (MUX_OUT pin). Refer to the AD5770R data sheet for more details on the multiplexer functionality.

PRECISION R_{SET} RESISTOR

The AD5770R integrates an on-chip 2.5 k Ω (10 ppm/°C, 0.1%) precision resistor that defines the reference current generation. Additionally, the EVAL-AD5770RSDZ board contains an on-board ±0.2 ppm/°C precision resistor that also defines the reference current generation. Refer to the AD5770R data sheet for more details on the precision resistor.

EVALUATION BOARD SOFTWARE

The AD5770R evaluation software controls and configures the AD5770R through a USB port. Take the following steps to set up the evaluation board for initial use:

- Install the AD5770R evaluation software. Download the evaluation software package from the EVAL-AD5770RSDZ product page and unzip it. Run the setup.exe from the unzipped folder and follow the instructions in the folder during the software installation process.
- After installing the AD5770R evaluation software, connect the SDP-B board to the EVAL-AD5770RSDZ board through Connector A on the SDP-B board.
- Power up the EVAL-AD5770RSDZ board as described in the Power Supplies and Link Options section. Use the supplied cable to connect the EVAL-AD5770RSDZ board, which is connected to the SDP-B board from the previous step, to the PC USB port. Wait for Windows to recognize the SDP-B board, which users are notified of through a notification in the desktop system tray.
- 4. Launch the AD5770R evaluation software by following the steps in the Software Operation section.

SOFTWARE OPERATION

To start the software, complete the following steps:

- From the Start menu, click Analog Devices > AD5770R > AD5770R Evaluation Software. The main window of the software opens (see Figure 4), and the software recognizes the EVAL-AD5770RSDZ board. The user can identify when the software has recognized the evaluation board by seeing SDP & Evaluation in the Connection section of the pane in Figure 5.
- The software opens a window that prompts the user to select an interface (see Figure 4). Connect to the EVAL-AD5770RSDZ board by clicking SDP & Evaluation Board and then clicking Work Online. To run the software without connecting the EVAL-AD5770RSDZ board, click Sim Device and then click Work Online. This mode allows users to examine the various tabs in the GUI without communicating with a device.

	A Ke	fresh
& Evaluation Board	The	
	Ide	entify

Figure 4. Select Interface Window

200

P	AD5770R Evaluation Software	Connection SDP & Evaluation	\$	Exit
KEPEI	RENCE CONFIG CHANNEL CONFIG SET OUTPUT	RANGE SET DAC CURRENT LDAC PAGE MASK	MONITOR MUX OUTPUT FILTER ALARM STATU	IS RESET
ĥ	External 2.5V	2		
F	REFERENCE_RESISTOR_SEL Read Write	e		
	Internal Resistor			

Figure 5. AD5770R Evaluation Software Main Window

EVALUATION BOARD SOFTWARE

MAIN WINDOW

The main window is divided into the following eleven tabs: REFER-ENCE CONFIG, CHANNEL CONFIG, SET OUTPUT RANGE, SET DAC CURRENT, LDAC, PAGE MASK, MONITOR MUX, OUTPUT FILTER, ALARM, STATUS and RESET.

Read and **Write** buttons are located in all tabs. The **Read** button executes a readback of the respective register, and the **Write** button writes the selected or filled in register contents.

Refer to the AD5770R data sheet for more information on all tab functions and features.

REFERENCE CONFIG

The **REFERENCE CONFIG** tab allows users to select the internal or external reference voltage and the internal or external precision R_{SFT} resistor.

REFERENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE
REFERENCE_VOL	AGE_SEL Re	ad Write
External 2.5V	-	
REFERENCE_RESI	STOR_SEL Re	ad Write
Internal Resistor	-	

Figure 6. REFERENCE CONFIG Tab

CHANNEL CONFIG

The **CHANNEL CONFIG** tab allows users to enable or disable each AD5770R output.

ENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC	PAGE MASK	MONITOR MUX	OUTPUT FIL
	0	4		_			
CHO_SINK_EN	rvea	o write		CH0_EN	4	Read	Write
Disable	<u>.</u>			Power	Down	•	
CH0_SHUTDO	WN_B Rea	d Write		CH1 EN	a	Pead	Write
Output Shute	lown 🔳			Power	Down	·	Witte
CH1 SHUTDO	WN 8 Rea	d Write					
Output Shutz	loum T			CH2_EN	4	Read	Write
ouportinut				Power	Down	•	
CH2_SHUTDO	WN_8 Rea	d Write		CH2 EN	a	Pand	Mate
Output Shute	lown 💌			Power	Down	•	write
CH3_SHUTDO	WN_B Rea	d Write					
Output Shute	lown 💌			CH4_EN	4	Read	Write
				Power	Down		
CH4_SHUTDO	WN_B Rea	d Write					
Output Shute	lown 💌			CH5_EN	4	Read	Write
				Power	Down	•	
CH5_SHUTDO	WN_8 Rea	d Write					
Output Shute	lown 💌						

Figure 7. CHANNEL CONFIG Tab

SET OUTPUT RANGE

The **SET OUTPUT RANGE** tab sets the output range of each channel by allowing users to select the available options from the dropdown list of each channel. Additionally, the **SET OUTPUT RANGE** tab can set the output current scaling of each channel. Refer to the AD5770R data sheet for more details on the output current scaling feature.

REFERENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC	PAGE MASK	MONITOR MUX	OUTPUT FILTER	
------------------	----------------	------------------	-----------------	------	-----------	-------------	---------------	--



Figure 8. SET OUTPUT Range Tab

SET DAC CURRENT

The **SET DAC CURRENT** tab allows users to set the output current of each channel by writing to the DAC registers. The **SET DAC CURRENT** tab also writes to the input registers by inputting the hex code equivalent to the 14-bit value of the target input register.

INPUT_DATA	0 Read V	/rite	DAC_DA	ATA0	Read	Write
0			2 0 V			
INPUT_DATA	1 Read V	/rite	DAC_D	ATA1	Read	Write
0			0			
INPUT_DATA	2 Read V	Irite	DAC_D	ATA2	Read	Write
0			2 O			
INPUT_DATA	3 Read V	/rite	DAC_D	ATA3	Read	Write
0			0			
INPUT_DATA	A Read V	/rite	DAC_D	ATA4	Read	Write
0			0			
INPUT_DATA	5 Read V	/rite	DAC_D	ATA5	Read	Write
			0			

Figure 9. SET DAC Current Tab

LDAC

900

The LDAC tab can issue a software LDAC command to each channel. To issue a command, users choose the Load DAC command from the dropdown box and then click Write. The LDAC tab also enables LDAC pin activity (hardware LDAC) to be ignored on any channel. Users can enable the ignore function by selecting the appropriate mask LDAC command from a dropdown box in each channel.

RENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC PAGE	E MASK	MONITOR MUX	OUTPU
SW_LDAC	_СНО	Vrite	HW_LC	AC_MASK_CH0	C 6	Read Wr	te
No Opera	ition 💌		No Op	eration	•		
SW_LDAC	CH1	Vrite	HW_LC	AC_MASK_CH1		Read Wr	te
No Opera	ition 💌		No Op	eration	•		
SW_LDAC	CH2	Vrite	HW_LC	AC_MASK_CH2	-	Read Wri	te
No Opera	ition 💌		No Op	eration	•		
SW_LDAC	СНЗ	Vrite	HW_LC	AC_MASK_CH3	- F	Read Wri	te
No Opera	ition 💌		No Op	eration	•		
SW_LDAC	CH4	Vrite	HW_LC	AC_MASK_CH4	6	Read Wri	te
No Opera	ition 💌		No Op	eration	•		
SW_LDAC	CH5	Vrite	HW_LC	AC_MASK_CH5	1	Read Wri	te
No Opera	ition 🔳		No Op	eration	•		

Figure 10. LDAC Tab

EVALUATION BOARD SOFTWARE

PAGE MASK

The **PAGE MASK** tab allows users to write to any combination of DAC and input registers in a single SPI transaction.

FFFRENCE CONFIG CHANNEL CONFIG SET OUTPUT RANGE SET DAC CURRENT LDAC	PAGE MASK MONITOR MUX	OUTPUT FILTER	R ALARM
INPUT_PAGE_MASK Read Write	SEL_CH0	Read	Write
dan an a	No Operation	•	
	SEL_CH1	Read	Write
DAC-MASK Read Write	No Operation	•	
	SEL_CH2	Read	Write
	No Operation	•	
	SEL_CH3	Read	Write
	No Operation	•	
	SEL_CH4	Read	Write
age Mask Tab: . Select channels to update using SEL_CH[5:0] bits	No Operation	•	
Write to DAC_PAGE_MASK register: DAC register of selected channel is updated with contents of DAC_PAGE_MASK register	SEL_CH5	Read	Write
White to INPUT_PAGE_MASK: INPUT register of selected channel is updated with contents of INPUT_PAGE_MASK register	No Operation	•	

Figure 11. PAGE MASK Tab

MONITOR MUX

The **MONITOR MUX** tab can configure the multiplexer on the AD5770R. Refer to the AD5770R data sheet for more details on the multiplexer functionality.

REFER	RENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC	PAGE MASK	MONITOR MUX	(
	MON_FUNCTI	ON F	Read Write					
	Disable	•						
	MUX BUFFER	R	ad Write					
	Bypass	•	,					
	IR EXT EN	P	and Write					
	Internal Bias	Current 💌	with the					
	MONI CH	D	and Minista					
	Channel 0	-	witte					
								N
								01:
		Fig	ure 12. MOI	VIIOR MU)	(fal	b		

OUTPUT FILTER

The **OUTPUT FILTER** tab allows users to set the output filter resistor for each channel. Refer to the AD5770R data sheet for more details on the output filter.

OUTPUT FILTER	MONITOR MUX	PAGE MASK	LDAC	SET DAC CURRENT	SET OUTPUT RANGE	CHANNEL CONFIG	FERENCE CONFIG
1	Read Write	RESISTOR3	FILTER	OUTPUT	Read Write	LTER_RESISTOR0	OUTPUT_F
		•		60 Ohm			60 Ohm
1	Read Write	RESISTOR4	FILTER	OUTPUT	Read Write	LTER_RESISTOR1	OUTPUT_F
		•		60 Ohm			60 Ohm
1	Read Write	RESISTORS	FILTER	OUTPUT	Read Write	LTER_RESISTOR2	OUTPUT_F
		-		60 Ohm			60 Ohm

Figure 13. OUTPUT FILTER Tab

ALARM

The **ALARM** tab configures the various alarms on the AD5770R. Refer to the AD5770R data sheet for more details on the alarm function.

ENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC	PAGE MASK	MONITOR	MUX	OUTPUT FILTER	ALARM
BACKGROU	IND_CRC_ALARM_MA	K Read W	rite T	EMP_WAI	RNING_ALARM	MASK	Rea	d Write	
Normal Op	peration	•	1	Vormal O	peration				
IREF_FAULT	_ALARM_MASK	Read	ite 6	ACKGRO	UND_CRC_EN		Read	Write	
Normal Op	peration	•		Disable B	ackground CRC	•			
NEGATIVE.	CHANNEL0_ALARM_M	ASK Read W	ite T	HERMAL,	SHUTDOWN_E	N [Rea	d Write	
Normal Op	veration 💌			Disable Th	hermal Shutdow	vn - 💌			
OVER_TEM	P_ALARM_MASK	Read Wr	ite	PEN_DRA	NIN_EN	[Rea	d Write	1
Normal Or	veration	•	4	LARM O	pen Drain Disat	× sk			

Figure 14. ALARM Tab

The STATUS tab is a read-only tab that allows the user to read the

STATUS



Figure 15. STATUS Tab

RESET

The **RESET** tab can issue a software reset command to place the AD5770R into a power-on state.

REFERENCE CONFIG	CHANNEL CONFIG	SET OUTPUT RANGE	SET DAC CURRENT	LDAC	PAGE MASK	MONITOR MUX	OUTPUT FILTER	ALARM	STATUS	RESET
urt select Tritiste a	Software Reset" on t	with SW RESET hits hale	to reset the ADS77	OP.						
		SW_RESET	r_L28	Read	Write					
		Do Noth	ng 💌							
		SW_RESET	r_MSB	Read	Write					
		Do Nothi	ng 🔳							
			READ ALL RE	SET BITS	1					

Figure 16. RESET Tab

READ ALL FUNCTION

When clicked, the **READ ALL** button in the main window can read all register contents displayed in the software.

REPERENCE VCLIDGE MIL	Wybe		
External 2.5V			
REFERENCE, RESETOR, SEL	Write		
Internal Resistor			

Figure 17. READ ALL Button

017

EVALUATION BOARD ARTWORK AND SCHEMATICS



Figure 18. EVAL-AD5770RSDZ Schematics—Main Device and PMOD Connections

analog.com

810

EVALUATION BOARD ARTWORK AND SCHEMATICS



Figure 19. EVAL-AD5770RSDZ Schematic—SDP Interface Connector

EVALUATION BOARD ARTWORK AND SCHEMATICS



Figure 20. EVAL-AD5770RSDZ Schematic—Supplies and Power Links

ORDERING INFORMATION

BILL OF MATERIALS

Table 5. Bill of Materials

Qty	Reference Designator	Description	Manufacturer	Part Number
1	U1	32K, I ² C EEPROM	Microchip Technology	24LC32A-I/ST
1	U2	6-channel, 13-bit, current output DAC	Analog Devices, Inc.	AD5770RBCBZ
1	U3	1.25 V low noise, buffered reference	Analog Devices, Inc.	LT6657AHMS8-1.25#PBF
1	U4	DC to dc inverting regulator	Analog Devices, Inc.	ADP5073ACPZ-R7
1	VR1	Low dropout, adjustable output Linear regulator	Analog Devices, Inc.	ADP1741ACPZ-R7
9	C1, C3 to C10	Ceramic capacitors, 0.1 µF, 16 V, X7R, 0402	Murata	GRM155R71C104KA88D
6	C11 to C14, C18, C19	Ceramic capacitors, 10 µF, 25 V, X5R, 0402	AVX	04023D103KAT2A
7	C15, C16, C21, C23, C29, C30, C31	Ceramic capacitors, 0.1 µF, 16 V, X7R, 0603	Kemet	C0603C104K4RAC
4	C17, C24, C33, C34	Ceramic capacitors, 1 µF, 16 V, X5R, 0603	Murata	GRM188R61C105KA93D
13	C2, C20, C22, C32, C44 to C48, C58, C59, C62	Tantalum capacitors, 10 µF, 10%, 16 V, 1411	Kemet	TAJB106K016RNJ
3	C25, C28, C35	Ceramic capacitors, 10 µF, 16 V, X5R, 0805	Murata	GRM21BR61C106KE15L
1	C26	Ceramic capacitor, 2.7 µF, 10 V, X5R, 0805	Kemet	C0805C275K8PACTU
1	C27	Ceramic capacitor, 10 µF, 25 V, X7R, 0603	TDK	C1608X7R1E103K
1	C42	Ceramic capacitor, 22 µF, 6.3 V, X5R, 0805	Murata	GRM21BR60J226ME39L
1	C43	Ceramic capacitor, 22 µF, 6.3 V, X5R, 0805	Murata	GRM188R60J106ME47D
9	C50 to C55, C60, C61, C63	Ceramic capacitors, 0.1 µF, 25 V, X7R, 0603	Kemet	C0603C104K3RACTU
1	C56	Ceramic capacitor, 68 pF, 50 V, C0G/NP0, 0402	Murata	GRM1555C1H680JA01D
1	C57	Ceramic capacitor, 15 nF, 16 V, X7R, 0402	Murata	GRM155R71C153KA01D
7	D0 to D6,	Schottky diodes, 40 V, 3 A, SMA	Diodes Inc.	B340LA-13-F
1	D8	Schottky diode, 20 V, 500 MA, SOD123	ON Semiconductor	MBR0520LT1G
2	J1, J2	SMB connectors	TE Connectivity Ltd	1-1337482-0
12	JP0, JP6, JP7, JP9, JP10 to JP17	3-pin male headers, 2.54 mm pitch	Harwin	M20-9990345
7	JP1 to JP5, JP8, JP18	2-pin male headers, 2.54 mm pitch	Amphenol FCI	69157-102HLF
1	L1	Inductor shielded power, 1.3 A, 0.1 Ω dc resistance (DCR)	Coilcraft, Inc.	PFL1609-471MEU
1	L2	Inductor shielded power, 0.23 Ω DCR, 0.85 A	Coilcraft, Inc.	PFL1609-102MEU
9	P0 to P8	Terminal blocks, 0.5 mm pitch	CamdenBoss Ltd.	CTB5000/2
1	P10	SDP connector	HRS	FX8-120S-SV(21)
1	P11	12-pin male header, 2.54 mm pitch, PMOD connector	SAMTEC	TSW-106-08-G-D
3	R1, R14, R24	Resistors, SMD, 0 Ω , 1%, 1/16 W, 0603, thick film	Multicomp	MC0603WG00000T5E-TC
2	R10, R11	Resistors, SMD, 100 k Ω , 5%, 1/10 W, 0603, thick film	Yageo	RC0603JR-07100KL
1	R12	Resistor, SMD, 30 k Ω , 0.1%, 1/10 W, 0603, thin film	Panasonic	ERA-3AEB303V
2	R13, R30	Resistors, SMD, 10 k Ω , 1%, 1/10 W, 0603, thick film	Panasonic	ERJ-3EKF1002V
2	R2, R4	Resistors, SMD, 100 k Ω , 1%, 1/10 W, 0603, thick film	Panasonic	ERJ-3EKF1003V
1	R21	Resistor, SMD, 39.2 kΩ, 1%, 1/10 W, 0603, thick film	Yageo	RC0603FR-0739K2L
1	R23	Resistor, SMD, 3.3 Ω , 1%, 1/16 W, 0603, thick film	Multicomp	MC 0.063W 0603 1% 3R3
1	R26	Resistor, SMD, 10 m Ω , 5%, 1/10 W, 0603, thick film	ROHM	MCR03EZPJ106
1	R28	Resistor, SMD, 137 k Ω , 1%, 1/16 W, 0603, thick film	Multicomp	MC0063W06031137K
1	R29	Resistor, SMD, 5.76 k Ω , 1%, 1/10 W, 0402, thick film	Panasonic	ERJ-2RKF5761X
4	R5 to R8	Resistors, SMD, 10 k Ω , 5%, 1/16 W, 0402, thick film	Vishay	CRCW040210K0JNED
1	R9	Resistor, SMD, 2.5 kΩ, 0.01%, 1/5 W, 0805, metal foil	Vishay	Y16242K50000T9R
17	TP0 to TP15, TP37	Test points red	Components Corporation	TP-104-01-02

ORDERING INFORMATION

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement and the your understands and agrees to the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, subilcense, or distribute the Evaluation Board, and (ii) permit any Third Party includes any entity other than ADI. Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board is NOT sold to customer; all rights not expressly granted herein, including ownership of the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board at time. LIMITATION OF LIABILITY. THE EVALUATION PORDENENTIS, GUARANTEES, OR WARRANTES OR REPRESENTATIONS OF ANY terms and the transfer as provided for the Rohs Directive. TERMINATION ADI may terminate this Agreement at any time upon giving written notice to Customer agrees to return to ADI the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or re



©2019-2023 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887-2356, U.S.A.