
FR60 FAMILY SOCKET ADAPTER BOARD EMA-MB91F469G-LS-320M06

USER GUIDE





Revision History

Date	Issue		
19.03.2007	V1.00, RH/AW, First Release		
30.03.2007	V1.1, MB, UG-910046-10-EMA-MB91F469G-LS-320M06-corr-x1-00 corrections added		
26.04.2007	V1.2, MB, Fig. 3-2 S400 changed		
16.09.2008(!)	V1.2, MSc, China-RoHS regulation added		
30.05.2007	V1.3, Chapter 1.3 added, Amendments to Fig 3.1		
31.10.2008	V1.4, CEy Please note version conflict of V1.2! Merged both versions Restored missing images, made some minor corrections and updates, added description of features of CPLD code version 9G12		
16.01.2009	V1.5, CEy Description for EMA-MB91FV460B-001 added		

Schematic version: 2.4
PCB version: 2.2
CPLD version: 9G12

This document contains 36 pages.

Warranty and Disclaimer

To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH restricts its warranties and its liability for the EMA-MB91F469G-LS-320M06 Board and all its deliverables (e.g. software include or header files, application examples, target boards, evaluation boards, engineering samples of IC's etc.), its performance and any consequential damages, on the use of the Product in accordance with (i) the terms of the License Agreement and the Sale and Purchase Agreement under which agreements the Product has been delivered, (ii) the technical descriptions and (iii) all accompanying written materials. In addition, to the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH disclaims all warranties and liabilities for the performance of the Product and any consequential damages in cases of unauthorised decompiling and/or reverse engineering and/or disassembling. Note, the EMA-MB91F469G-LS-320M06 Board and all its deliverables are intended and must only be used in an evaluation laboratory environment.

- 1. Fujitsu Microelectronics Europe GmbH warrants that the Product will perform substantially in accordance with the accompanying written materials for a period of 90 days form the date of receipt by the customer. Concerning the hardware components of the Product, Fujitsu Microelectronics Europe GmbH warrants that the Product will be free from defects in material and workmanship under use and service as specified in the accompanying written materials for a duration of 1 year from the date of receipt by the customer.
- 2. Should a Product turn out to be defect, Fujitsu Microelectronics Europe GmbH's entire liability and the customer's exclusive remedy shall be, at Fujitsu Microelectronics Europe GmbH's sole discretion, either return of the purchase price and the license fee, or replacement of the Product or parts thereof, if the Product is returned to Fujitsu Microelectronics Europe GmbH in original packing and without further defects resulting from the customer's use or the transport. However, this warranty is excluded if the defect has resulted from an accident not attributable to Fujitsu Microelectronics Europe GmbH, or abuse or misapplication attributable to the customer or any other third party not relating to Fujitsu Microelectronics Europe GmbH.
- 3. To the maximum extent permitted by applicable law Fujitsu Microelectronics Europe GmbH disclaims all other warranties, whether expressed or implied, in particular, but not limited to, warranties of merchantability and fitness for a particular purpose for which the Product is not designated.
- 4. To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH's and its supplier's liability are restricted to intention and gross negligence.

NO LIABILITY FOR CONSEQUENTIAL DAMAGES

To the maximum extent permitted by applicable law, in no event shall Fujitsu Microelectronics Europe GmbH and its suppliers be liable for any damages whatsoever (including but without limitation, consequential and/or indirect damages for personal injury, assets of substantial value, loss of profits, interruption of business operation, loss of information, or any other monetary or pecuniary loss) arising from the use of the Product.

Should one of the above stipulations be or become invalid and/or unenforceable, the remaining stipulations shall stay in full effect

0 Contents

RI	EVISI	ON HIST	ORY	2
W	ARRA	ANTY AN	ID DISCLAIMER	3
0	CON	TENTS		4
1	OVE	RVIEW		7
•	1.1		1	
	1.2		Description	
	1.3		nal Restrictions	
		1.3.1	Valid for EMA-MB91V460A-002B/-80/003 and EMA-MB91FV460B-001.	
2	INST	'ΔΙΙΔΤΙ	ON	
3			AND JUMPERS	
	3.1	3.1.1	s and Jumpers overview External bus data	
		3.1.1	Bus control.	
		3.1.3	DMA control	
		3.1.4	Level Shifter direction / CS	
	3.2	_	Jumper Setting	
	3.3		nifter direction control jumper	
	3.4		s jumpers (D0-D7)	
	0.1	3.4.1	D0 (P03 0)	
		3.4.2	D1 (P03_1)	
		3.4.3	D2 (P03_2)	
		3.4.4	D3 (P03 3)	
		3.4.5	D4 (P03_4)	
		3.4.6	D5 (P03_5)	
		3.4.7	D6 (P03_6)	
		3.4.8	D7 (P03_7)	. 18
	3.5	Data bu	s jumpers (D8-D15)	. 19
		3.5.1	D8 (P02_0)	. 19
		3.5.2	D9 (P02_1)	. 19
		3.5.3	D10 (P02_2)	. 19
		3.5.4	D11 (P02_3)	. 19
		3.5.5	D12 (P02_4)	. 19
		3.5.6	D13 (P02 5)	. 20

6	INFO	FORMATION IN THE WWW33				
5	MEC	HANICA	AL DIMENSIONS	32		
	4.4	CPLD p	programming jumper (J491)	31		
		4.3.2	Product revision 1.1 (CPLD revision 9G11)	31		
		4.3.1	Product revision 1.2 (CPLD revision 9G12)	30		
	4.3	CPLD o	control settings	30		
	4.2	CPLD (Constraints	29		
	4.1	CPLD \	Verilog Code	26		
4	CPLI	D		26		
		3.7.8	DEOP1 (P13_7)	25		
		3.7.7	DEOT1 (P13_6)			
		3.7.6	DACK1# (P13_5)			
		3.7.5	DREQ1 (P13_4)			
		3.7.4	DEOP0 (P13_3)			
		3.7.3	DEOT0 (P13_2)			
		3.7.2	DACK0# (P13_1)			
		3.7.1	DREQ0 (P13_0)			
	3.7	DMA ju	mpers			
		3.6.15	SYSCLK (P10_0)	23		
		3.6.14	RDY (P08_7)	23		
		3.6.13	AS# (P10_1)	23		
		3.6.12	WE# (P10_3)	23		
		3.6.11	BAA# (P10_2)	23		
		3.6.10	BRQ (P08_6)	22		
		3.6.9	BGRNT# (P08_5)	22		
		3.6.8	CS7# (P09_7)	22		
		3.6.7	CS6# (P09_6)			
		3.6.6	CS5# (P09_5)			
		3.6.5	CS4# (P09_4)			
		3.6.4	CS3# (P09_3)			
		3.6.3	CS2# (P09_2)			
		3.6.2	CS1# (P09_1)			
		3.6.1	CS0# (P09_0)			
	3.6		ntrol jumpers			
		3.5.8	D15 (P02_7)			
		3.5.7	D14 (P02_6)	20		

7	CHINA-ROHS REGULATION	. 34
8	RECYCLING	. 36

1 Overview

1.1 Abstract

The EMA-MB91F469G-LS-320M06 in combination with the EMA-MB91V460A-002B/-80/-003 or EMA-MB91FV460B-001 is a development system for the Fujitsu FR60 MB91V460 Flash microcontroller.

The EMA-MB91F469G-LS-320M06 is an adapter board with level shifters to support the MB91V460A external bus interface at 3.3V levels.

The development system allows the designer immediately to start with the software development before MB91V460 based silicon samples are available.

This board must only be used for test applications in an evaluation laboratory environment.

Before using the EMA-MB91F469G-LS-320M06 adapter board, make sure that the following packed components have been delivered:

- 1 pcs. EMA-MB91F469G-LS-320M06 socket adapter board
- o 1 pcs. CSICE256Y2027FJ01
- o 5 pcs. Screw M2x16
- o 5 pcs. Washer M2, Nylon
- o 1 pcs. User Guide

Note for SDRAM usage

The EMA-MB91F469G-LS-320M06 supports external SRAM, Flash memory and SDRAM. Please refer to section 4 for further details.

Because of the additional delay of the level shifter the bus clock (CLKT) is limited to 32 MHz while SDRAM is connected to the external bus.

SDRAM	SRAM	Flash	CLKT restriction
		Х	No restriction
	Х		No restriction
	Х	Х	No restriction
Х		Х	CLKT <= 32 MHz
Х	X		CLKT <= 32 MHz
X	X	X	CLKT <= 32 MHz

1.2 General Description

The EMA-MB91F469G-LS-320M06 in combination with the EMA-MB91V460A-002B/-80/-003 or EMA-MB91FV460B-001 replaces a MB91F469G microcontroller. For further details of the EMA-MB91V460A-002B/-80/-003 or EMA-MB91FV460B-001 board please refer to the user guide of the EMA-MB91V460A-002B/-80/-003 or EMA-MB91FV460B-001.




Figure 1-1: System overview

1.3 Functional Restrictions

1.3.1 Valid for EMA-MB91V460A-002B/-80/003 and EMA-MB91FV460B-001

This probe cable can only be used for the following Microcontroller configuration:

1. VDD5 = 5V. VDD35 = 3.3V

The following Microcontroller configurations (2 & 3) are applicable with this probe cable, but it is recommended to use the appropriate MCU "NLS" probe cable!

- 2. VDD5 = 5V, VDD35 = 5V
- 3. VDD5 = 3.3V, VDD35 = 3.3V

While using this probe cable, the GPIO functionality on the external bus interface (VDD35 voltage domain) is restricted!

Unused external bus function pins (e.g. address lines) cannot be configured as general purpose in- or output randomly!

The following ports can be configured as permanent general purpose input OR output.

- 1. P07[0..7]
- 2. P06[0..7]
- 3. P05[0..7]

It is only possible to configure the whole blocks as input OR output!

Configuring each pin of these ports separately as input or output is not applicable!

For details on how to configure the port input and output direction please see chapter 3.3 Level-shifter direction control jumper!

The following pins can be configured as permanent general purpose input OR output separately.

4. P09[0..7], P10[0..3], P08[5..7], P13[0..7], P03[0..7], P02[0..7]

It is possible to configure the each as input OR output! Configuring each pin of these ports separately as input or output is applicable by adding or removing certain resistors and jumpers!

For details on how to configure the pins input and output direction please see chapter 3.4 Data bus jumpers, 3.5 Data bus jumpers, 3.6 Bus control jumpers, 3.7 DMA jumpers and the corresponding schematics.

2 Installation

Remove carefully the EMA-MB91F469G-LS-320M06 board from the shipping carton and check if there are any damages.

Please refer to the attached document "BGA Adapter-CSPACK/CSICE Instruction for use" for installation the socket adapter.




Figure 2-1: Installation

3 Switches and Jumpers

This chapter describes all switches and jumpers that can be modified or accessed on the EMA-MB91F469G-LS-320M06 board. The default setting is shown with a grey shaded area.

3.1 Switches and Jumpers overview

3.1.1 External bus data

Jumper	Description/ Function	Туре	Default
R400	P03_0 ⇔ D0, controlled by DIR_U400	0603	Closed
R401	P03_1 ⇔ D1, controlled by DIR_U400	0603	Closed
R402	P03_2 ⇔ D2, controlled by DIR_U400	0603	Closed
R403	P03_3 ⇔ D3, controlled by DIR_U400	0603	Closed
R404	P03_4 ⇔ D4, controlled by DIR_U400	0603	Closed
R405	P03_5 ⇔ D5, controlled by DIR_U400	0603	Closed
R406	P03_6 ⇔ D6, controlled by DIR_U400	0603	Closed
R407	P03_7 ⇔ D7, controlled by DIR_U400	0603	Closed
R408	P02_0 ⇔ D8, controlled by DIR_U401	0603	Closed
R409	P02_1 ⇔ D9, controlled by DIR_U401	0603	Closed
R410	P02_2 ⇔ D10, controlled by DIR_U401	0603	Closed
R411	P02_3 ⇔ D11, controlled by DIR_U401	0603	Closed
R412	P02_4 ⇔ D12, controlled by DIR_U401	0603	Closed
R413	P02_5 ⇔ D13, controlled by DIR_U401	0603	Closed
R414	P02_6 ⇔ D14, controlled by DIR_U401	0603	Closed
R415	P02_7 ⇔ D15, controlled by DIR_U401	0603	Closed
J423	D0 ⇒ P03_0	Jumper 2pol	Open
J422	D1 ⇒ P03_1	Jumper 2pol	Open
J421	D2 ⇒ P03_2	Jumper 2pol	Open
J420	D3 ⇒ P03_3	Jumper 2pol	Open
J419	D4 ⇒ P03_4	Jumper 2pol	Open
J418	D5 ⇒ P03_5	Jumper 2pol	Open
J417	D6 ⇒ P03_6	Jumper 2pol	Open
J416	D7 ⇒ P03_7	Jumper 2pol	Open
J424	D8 ⇒ P02_0	Jumper 2pol	Open
J425	D9 ⇒ P02_1	Jumper 2pol	Open
J426	D10 ⇒ P02_2	Jumper 2pol	Open
J427	D11 ⇒ P02_3	Jumper 2pol	Open
J428	D12 ⇒ P02_4	Jumper 2pol	Open
J429	D13 ⇒ P02_5	Jumper 2pol	Open
J430	D14 ⇒ P02_6	Jumper 2pol	Open
J431	D15 ⇒ P02_7	Jumper 2pol	Open

3.1.2 Bus control

Jumper	Description/ Function	Туре	Default
R416	P09 0 ⇒ CS0#	0603	Closed
R417	P09_1 ⇒ CS1#	0603	Closed
R418	P09 2 ⇒ CS2#	0603	Closed
R419	P09_3 ⇒ CS3#	0603	Closed
R420	P09_4 ⇒ CS3#	0603	Closed
R421	P09_5 ⇒ CS3#	0603	Closed
R422	P09_6 ⇒ CS6#	0603	Closed
R423	P09_7 ⇒ CS7#	0603	Closed
R424	P08_5 ⇒ BGRNT#	0603	Closed
R429	P08_6	0603	Closed
R425	P10_2 ⇒ BAA#	0603	Closed
R426	P10_3 ⇒ WE#	0603	Closed
R427	P10_1 ⇒ AS#	0603	Closed
R430	P08_7	0603	Closed
R428	P10_0 ⇒ SYSCLK	0603	Closed
J439	P09_0	Jumper 2pol	Open
J440	P09_1	Jumper 2pol	Open
J441	P09_2	Jumper 2pol	Open
J442	P09_3 ← CS3#	Jumper 2pol	Open
J443	P09_6 ← CS4#	Jumper 2pol	Open
J444	P09_6 ← CS5#	Jumper 2pol	Open
J445	P09_6 ← CS6#	Jumper 2pol	Open
J446	P09_7 ← CS7#	Jumper 2pol	Open
J467	P08_5 ⇔ BGRNT#	Jumper 2pol	Open
J465	P08_6 ⇒ BRQ	Jumper 2pol	Open
J469	P10_2 ← BAA#	Jumper 2pol	Open
J470	P10_3 ← WE#	Jumper 2pol	Open
J471	P10_1 ← AS#	Jumper 2pol	Open
J466	P08_7 ⇒ RDY	Jumper 2pol	Open
J472	P10_0 ← SYSCLK	Jumper 2pol	Open

3.1.3 DMA control

Jumper	Description/ Function	Туре	Default
R435	P13_0	0603	Closed
R431	P13_1 ⇒ DACK0#	0603	Closed
R436	P13_2 ⇔ DEOT0#	0603	Closed
R432	P13_3 ⇒ DEOP0	0603	Closed
R437	P13_4 ⇔ DREQ1	0603	Closed
R433	P13_5 ⇒ DACK1#	0603	Closed
R440	P13_6 ⇔ DEOT1#	0603	Closed
R434	P13_7 ⇒ DEOP1	0603	Closed
J473	P13_0 ⇒ DREQ0	Jumper 2pol	Open
J477	P13_1 ⇔ DACK0#	Jumper 2pol	Open
J474	P13_2 ⇒ DEOT0#	Jumper 2pol	Open
J478	P13_3 ⇔ DEOP0	Jumper 2pol	Open
J475	P13_4 ⇒ DREQ1	Jumper 2pol	Open
J479	P13_5 ⇔ DACK1#	Jumper 2pol	Open
J476	P13_6 ⇒ DEOT1#	Jumper 2pol	Open
J480	P13_7 ⇔ DEOP1	Jumper 2pol	Open

3.1.4 Level Shifter direction / CS

Switch	Description/ Function	Туре	Default
S400-3	Direction U406	Dip-Switch	Off
S400-4	Direction U407	Dip-Switch	Off
S400-5	Direction U408	Dip-Switch	Off
S400-6	Direction U409	Dip-Switch	Off
S400-7	Direction U414	Dip-Switch	Off
S401-1	CS select	Dip-Switch	Off
S401-2		Dip-Switch	Off
S401-3		Dip-Switch	Off
S401-4		Dip-Switch	On
S401-5	SDRAM select	Dip-Switch	Off
S401-6		Dip-Switch	Off
S401-7		Dip-Switch	Off
S401-8		Dip-Switch	On

Refer to chapter 4 for version differences

3.2 Default Jumper Setting

The following jumper setting is the default setting.




Figure 3-1: Jumper default setting, top




Figure 3-2: Jumper location, bottom. Refer to chapter 4 for version differences

3.3 Level-shifter direction control jumper

Jumper	Setting	Description
S400-3	ON	Target board A[07] ⇒ MB91V460 A[07]
(Direction U406)	OFF	Target board A[07] ← MB91V460 A[07]
S400-4	ON	Target board A[815] ⇒ MB91V460 A[815]
(Direction U407)	OFF	Target board A[815] ← MB91V460 A[815]
S400-5	ON	Target board A[1623] ⇒ MB91V460 A[1623]
(Direction U408)	OFF	Target board A[1623] ← MB91V460 A[1623]
S400-6	ON	Target board A[2427] ⇒ MB91V460 A[2427]
(Direction U409)	OFF	Target board A[2427] ⇔ MB91V460 A[2427]
S400-7	ON	Target board MCLKE, WR[03]#, RD#, IORD#, IOWR# MB91V460 MCLKE, WR[03]#, RD#, IORD#, IOWR#
(Direction U414)	OFF	Target board MCLKE, WR[03]#, RD#, IORD#, IOWR# ← MB91V460 MCLKE, WR[03]#, RD#, IORD#, IOWR#

Default: S400-3 to S400-7: OFF

3.4 Data bus jumpers (D0-D7)

For the data bus signals D0-D7 there are different directions selectable by J453 and S400-1.

3.4.1 D0 (P03_0)

R400	J423	Description
Closed	Open	P03_0 ⇔ D0, controlled by DIR_U400
Open	Closed	D0 ⇒ P03_0
Closed	Closed	Prohibited

Default: R400: Closed, J423: Open

3.4.2 D1 (P03_1)

R401	J422	Description
Closed	Open	P03_1 ⇔ D1, controlled by DIR_U400
Open	Closed	D1 ⇒ P03_1
Closed	Closed	Prohibited

Default: R401: Closed, J422: Open

3.4.3 D2 (P03_2)

R402	J421	Description
Closed	Open	P03_2 ⇔ D2, controlled by DIR_U400
Open	Closed	D2 ⇒ P03_2
Closed	Closed	Prohibited

Default: R402: Closed, J421: Open

3.4.4 D3 (P03_3)

R403	J420	Description
Closed	Open	P03_3 ⇔ D3, controlled by DIR_U400
Open	Closed	D3 ⇒ P03_3
Closed	Closed	Prohibited

Default: R403: Closed, J420: Open

3.4.5 D4 (P03_4)

R404	J419	Description
Closed	Open	P03_4 ⇔ D4, controlled by DIR_U400
Open	Closed	D4 ⇒ P03_4
Closed	Closed	Prohibited

Default: R404: Closed, J419: Open

3.4.6 D5 (P03_5)

R405	J418	Description
Closed	Open	P03_5 ⇔ D5, controlled by DIR_U400
Open	Closed	D5 ⇒ P03_5
Closed	Closed	Prohibited

Default: R405: Closed, J418: Open

3.4.7 D6 (P03_6)

R406	J417	Description
Closed	Open	P03_6 ⇔ D6, controlled by DIR_U400
Open	Closed	D6 ⇒ P03_6
Closed	Closed	Prohibited

Default: R406: Closed, J417: Open

3.4.8 D7 (P03_7)

R407	J416	Description
Closed	Open	P03_7 ⇔ D7, controlled by DIR_U400
Open	Closed	D7 ⇒ P03_7
Closed	Closed	Prohibited

Default: R407: Closed, J416: Open

3.5 Data bus jumpers (D8-D15)

For the data bus signals D8-D15 there are different directions selectable by J454 and S400-2.

3.5.1 D8 (P02 0)

R408	J424	Description
Closed	Open	P02_0 ⇔ D8, controlled by DIR_U401
Open	Closed	D8 ⇒ P02_0
Closed	Closed	Prohibited

Default: R408: Closed, J424: Open

3.5.2 D9 (P02_1)

R409	J425	Description
Closed	Open	P02_1 ⇔ D9, controlled by DIR_U401
Open	Closed	D9 ⇒ P02_1
Closed	Closed	Prohibited

Default: R409: Closed, J425: Open

3.5.3 D10 (P02_2)

R410	J426	Description
Closed	Open	P02_2 ⇔ D10, controlled by DIR_U401
Open	Closed	D10 ⇒ P02_2
Closed	Closed	Prohibited

Default: R410: Closed, J426: Open

3.5.4 D11 (P02_3)

J427	Description
Open	P02_3 ⇔ D11, controlled by DIR_U401
Closed	D11 ⇒ P02_3
Closed	Prohibited
	Open Closed

Default: R411: Closed, J427: Open

3.5.5 D12 (P02_4)

R412	J428	Description
Closed	Open	P02_4 ⇔ D12, controlled by DIR_U401
Open	Closed	D12 ⇒ P02_4
Closed	Closed	Prohibited

Default: R412: Closed, J428: Open

3.5.6 D13 (P02_5)

R413	J429	Description
Closed	Open	P02_5 ⇔ D13, controlled by DIR_U401
Open	Closed	D13 ⇒ P02_5
Closed	Closed	Prohibited

Default: R413: Closed, J429: Open

3.5.7 D14 (P02_6)

R414	J430	Description
Closed	Open	P02_6 ⇔ D14, controlled by DIR_U401
Open	Closed	D14 ⇒ P02_6
Closed	Closed	Prohibited

Default: R414: Closed, J430: Open

3.5.8 D15 (P02_7)

R415	J431	Description
Closed	Open	P02_7 ⇔ D15, controlled by DIR_U401
Open	Closed	D15 ⇒ P02_7
Closed	Closed	Prohibited

Default: R415: Closed, J431: Open

3.6 Bus control jumpers

3.6.1 CS0# (P09 0)

R416	J439	Description
Closed	Open	P09_0 ⇒ CS0#
Open	Closed	P09_0 ⇔ CS0#
Closed	Closed	Prohibited

Default: R416: Closed, J439: Open

3.6.2 CS1# (P09_1)

R417	J440	Description
Closed	Open	P09_1 ⇒ CS1#
Open	Closed	P09_1 ⇔ CS1#
Closed	Closed	Prohibited

Default: R417: Closed, J440: Open

3.6.3 CS2# (P09_2)

R418	J441	Description
Closed	Open	P09_2 ⇒ CS2#
Open	Closed	P09_2
Closed	Closed	Prohibited

Default: R418: Closed, J441: Open

3.6.4 CS3# (P09_3)

R419	J442	Description
Closed	Open	P09_3 ⇒ CS3#
Open	Closed	P09_3 ← CS3#
Closed	Closed	Prohibited

Default: R419: Closed, J442: Open

3.6.5 CS4# (P09_4)

R420	J443	Description
Closed	Open	P09_4 ⇒ CS4#
Open	Closed	P09_4 ← CS4#
Closed	Closed	Prohibited

Default: R420: Closed, J443: Open

3.6.6 CS5# (P09_5)

R421	J444	Description
Closed	Open	P09_5 ⇒ CS5#
Open	Closed	P09_5 ⇔ CS5#
Closed	Closed	Prohibited

Default: R421: Closed, J444: Open

3.6.7 CS6# (P09_6)

R422	J445	Description
Closed	Open	P09_6 ⇒ CS6#
Open	Closed	P09_6 ⇔ CS6#
Closed	Closed	Prohibited

Default: R422: Closed, J445: Open

3.6.8 CS7# (P09 7)

R423	J446	Description
Closed	Open	P09_7 ⇒ CS7#
Open	Closed	P09_7 ⇔ CS7#
Closed	Closed	Prohibited

Default: R423: Closed, J446: Open

3.6.9 BGRNT# (P08_5)

R424	J467	Description
Closed	Open	P08_5 ⇒ BGRNT#
Open	Closed	P08_5 ← BGRNT#
Closed	Closed	Prohibited

Default: R424: Closed, J467: Open

3.6.10 BRQ (P08_6)

R429	J465	Description
Closed	Open	P08_6 ⇔ BRQ
Open	Closed	P08_6 ⇒ BRQ
Closed	Closed	Prohibited

Default: R429: Closed, J465: Open

3.6.11 BAA# (P10_2)

R425	J469	Description
Closed	Open	P10_2 ⇒ BAA
Open	Closed	P10_2
Closed	Closed	Prohibited

Default: R425: Closed, J469: Open

3.6.12 WE# (P10_3)

R426	J470	Description
Closed	Open	P10_3 ⇒ WE#
Open	Closed	P10_3 ⇔ WE#
Closed	Closed	Prohibited

Default: R426: Closed, J470: Open

3.6.13 AS# (P10_1)

R427	J471	Description
Closed	Open	P10_1 ⇒ AS#
Open	Closed	P10_1
Closed	Closed	Prohibited

Default: R427: Closed, J471: Open

3.6.14 RDY (P08_7)

R430	J466	Description
Closed	Open	P08_7 ⇔ RDY
Open	Closed	P08_7 ⇒ RDY
Closed	Closed	Prohibited

Default: R430: Closed, J466: Open

3.6.15 SYSCLK (P10_0)

R428	J472	Description
Closed	Open	P10_0 ⇒ SYSCLK
Open	Closed	P10_0 ⇔ SYSCLK
Closed	Closed	Prohibited

Default: R428: Closed, J472: Open

3.7 DMA jumpers

3.7.1 DREQ0 (P13_0)

R435	J473	Description
Closed	Open	P13_0 ⇔ DREQ0
Open	Closed	P13_0 ⇒ DREQ0
Closed	Closed	Prohibited

Default: R435: Closed, J473: Open

3.7.2 DACK0# (P13_1)

R431	J477	Description
Closed	Open	P13_1 ⇒ DACK0#
Open	Closed	P13_1
Closed	Closed	Prohibited

Default: R431: Closed, J477: Open

3.7.3 DEOT0 (P13_2)

R436	J474	Description
Closed	Open	P13_2 ⇔ DEOT0
Open	Closed	P13_2 ⇒ DEOT0
Closed	Closed	Prohibited

Default: R436: Closed, J474: Open

3.7.4 DEOP0 (P13_3)

R432	J478	Description
Closed	Open	P13_3 ⇒ DEOP0
Open	Closed	P13_3 ⇔ DEOP0
Closed	Closed	Prohibited

Default: R432: Closed, J478: Open

3.7.5 DREQ1 (P13_4)

R437	J475	Description
Closed	Open	P13_4 ⇔ DREQ1
Open	Closed	P13_4 ⇒ DREQ1
Closed	Closed	Prohibited

Default: R437: Closed, J475: Open

3.7.6 DACK1# (P13_5)

R433	J479	Description
Closed	Open	P13_5 ⇒ DACK1#
Open	Closed	P13_5 ⇔ DACK1#
Closed	Closed	Prohibited

Default: R433: Closed, J479: Open

3.7.7 DEOT1 (P13_6)

R440	J476	Description
Closed	Open	P13_6 ⇔ DEOT1
Open	Closed	P13_6 ⇒ DEOT1
Closed	Closed	Prohibited

Default: R440: Closed, J476: Open

3.7.8 DEOP1 (P13_7)

R434	J480	Description		
Closed	Open	P13_7 ⇒ DEOP1		
Open	Closed	P13_7 ⇔ DEOP1		
Closed	Closed	Prohibited		

Default: R434: Closed, J480: Open

4 CPLD

The CPLD Xilinx XC9536XL-5VQL44C controls the direction of the data bus.

4.1 CPLD Verilog Code

```
`timescale 1ns / 1ps
Accemic GmbH & Co. KG
RH / AW
// Company:
// Engineer:
//
// Create Date: 22/03/2007

// Design Name: EMA-MB91F469G-LS-320M06

// Module Name: F469G
// Project Name:
// Target Devices: XC9536XL-5VQ44
// Tool versions: ISE 9.2
// Description:
//
// Dependencies:
//
// Revision:
// Revision
                     1.2
// Additional Comments: SDRAM limited to CS6x, CS7x
//
// USERCODE:
               9G12
//
                    Subversion
                 //
                 ____ Target 469G
//
//
module EMA MB91F469G LS 320M06 V11 cpld 9G12(
ECSx,
             // P09 7..P09 0
CSx,
                  7/ P08 3..P08 0
WRx,
RDx,
                     // P08 4
ASx,
                     // P10 1
                    // P10 2
BAAx,
                    // P10 3
WEx,
IORDx,
                    // P11 0
                    // P11 1
IOWRx,
S401,
DIR U400,
DIR U401,
DIR U404,
DIR U405,
OEx U400 U401,
OEx_U404_U405);
```

```
input ECSx;
input[7:0] CSx;
input[3:0] WRx;
input RDx;
input ASx;
input BAAx;
input WEx;
input IORDx;
input IOWRx;
input[8:1] S401;
output DIR U400;
output DIR U401;
output DIR U404;
output DIR U405;
output OEx U400 U401;
output OEx U404 U405;
reg OEx U400 U401, OEx U404 U405;
reg DIR U400, DIR U401, DIR U404, DIR U405;
reg SDRAM SELECTEDx;
always @*
begin
 case (S401[4:1]) // CS SELECT
      4'hF: // CS0
     OEx U400 U401 = !ECSx | (CSx[1] \& CSx[2] \& CSx[3] \& CSx[4]
                               & CSx[5] & CSx[6] & CSx[7]);
              // CS1
     OEx U400 U401 = !ECSx | (CSx[0] \& CSx[2] \& CSx[3] \& CSx[4]
                               & CSx[5] & CSx[6] & CSx[7]);
              // CS2
     OEx U400 U401 = !ECSx | (CSx[0] & CSx[1] & CSx[3] & CSx[4]
                               & CSx[5] & CSx[6] & CSx[7]);
                // CS3
     OEx U400 U401 = !ECSx | (CSx[0] & CSx[1] & CSx[2] & CSx[4]
                               & CSx[5] & CSx[6] & CSx[7]);
      4'hB: // CS4
     OEx U400 U401 = !ECSx | (CSx[0] & CSx[1] & CSx[2] & CSx[3]
                               & CSx[5] & CSx[6] & CSx[7]);
                // CS5
     OEx U400 U401 = !ECSx | (CSx[0] & CSx[1] & CSx[2] & CSx[3]
                               & CSx[5] & CSx[6] & CSx[7]);
              // CS6
      OEx U400 U401 = !ECSx | (CSx[0] & CSx[1] & CSx[2] & CSx[3]
                               & CSx[4] & CSx[5] & CSx[7]);
                // CS7
      OEx U400 U401 = !ECSx | (CSx[0] \& CSx[1] \& CSx[2] \& CSx[3]
                               & CSx[4] & CSx[5] & CSx[6]);
      default: // all CS
      OEx U400 U401 = !ECSx | ( CSx[0] & CSx[1] & CSx[2] & CSx[3]
                                                       & CSx[4] & CSx[5] &
CSx[6] \& CSx[7]);
      endcase
      OEx U404 U405 = OEx U400 U401;
```

```
case (S401[8:5]) // SDRAM SELECT
            4'b1111: SDRAM_SELECTEDx = CSx[0];
4'b1110: SDRAM_SELECTEDx = CSx[1];
            4'b1101: SDRAM\_SELECTEDx = CSx[2];
            4'b1100: SDRAM_SELECTEDx = CSx[3];
            4'b1011: SDRAM_SELECTEDx = CSx[4];
            4'b1010: SDRAM_SELECTEDx = CSx[5];
            4'b1001: SDRAM SELECTEDx = CSx[6];
            4'b1000: SDRAM SELECTEDx = CSx[7];
            default: SDRAM SELECTEDx = 1;
      endcase
      // check schematic for DIR level (different on LS boards)
      DIR U400 = RDx & !(!SDRAM SELECTEDx & WEx) & IORDx & IOWRx;
      DIR U401 = RDx & !(!SDRAM SELECTEDx & WEx) & IORDx & IOWRx;
      DIR U404 = RDx & !(!SDRAM SELECTEDx & WEx) & IORDx & IOWRx;
      DIR U405 = RDx & !(!SDRAM SELECTEDx & WEx) & IORDx & IOWRx;
end
endmodule
```

4.2 CPLD Constraints

```
NET "ASx" LOC = "P13" ;
NET "BAAx" LOC = "P14" ;
NET "CSx<0>" LOC = "P2"
NET "CSx<1>" LOC = "P1"
NET "CSx<2>" LOC = "P3"
NET "CSx<3>" LOC = "P5"
NET "CSx<4>" LOC = "P6"
NET "CSx<5>" LOC = "P7"
NET "CSx<6>" LOC = "P8"
NET "CSx<7>" LOC = "P12"
NET "DIR U400" LOC = "P39" | SLEW = FAST ;
NET "DIR U401" LOC = "P38" | SLEW = FAST ;
NET "DIR U404" LOC = "P36" | SLEW = FAST ;
NET "DIR U405" LOC = "P37" | SLEW = FAST ;
NET "ECSx" LOC = "P32"
NET "IORDx" LOC = "P18"
NET "IOWRX" LOC = "P19"
NET "OEx U400 U401" LOC = "P34" | SLEW = FAST;
NET "OEx U404 U405" LOC = "P33" | SLEW = FAST;
NET "RDx" LOC = "P44" ;
NET "S401<1>" LOC = "P31"
NET "S401<2>" LOC = "P30"
NET "S401<3>" LOC = "P29"
NET "S401<4>" LOC = "P28"
NET "S401<5>" LOC = "P27"
NET "S401<6>" LOC = "P23"
             LOC = "P22"
NET "S401<7>"
NET "S401<8>" LOC = "P21"
NET "WEX" LOC = "P16"
NET "WRx<0>" LOC = "P40"
NET "WRx<1>" LOC = "P41"
NET "WRx<2>" LOC = "P43"
NET "WRx<3>" LOC = "P42"
```

4.3 CPLD control settings

Because of the additional delay of the level shifter the bus clock (CLKT) is limited to 32 MHz while SDRAM is connected to the external bus.

4.3.1 Product revision 1.2 (CPLD revision 9G12)

4.3.1.1 CS# mask

Chip select signals, selected by S401-1 to S401-4, will not be routed towards the target hardware! For applications with extension board EMA-MB91V460A-300 or equivalent extension boards, please select and set the corresponding chip select signal (CSx) used for the extension board! Please also refer to the user guide of the extension board and to the settings on the extension board itself.

E.g. EMA-MB91V460A-300 is configured to use chip select CS3, please set S401-4,3,2,1 on EMA-MB91F469G-LS-320M06 to CS3 (OFF, OFF, ON, ON)!

In default setting all chip select signals are routed to the target hardware.

S401-4	S401-3	S401-2	S401-1	Description	
OFF	OFF	OFF	OFF	CS0# is selected	
OFF	OFF	OFF	ON	CS1# is selected	
OFF	OFF	ON	OFF	CS2# is selected	
OFF	OFF	ON	ON	CS3# is selected	
OFF	ON	ON OFF		CS4# is selected	
OFF	ON OFF		ON	CS5# is selected	
OFF	ON	ON ON		CS6# is selected	
OFF	ON	ON ON		CS7# is selected	
ON	Don't care			None selected	

Default: S401-3..1: OFF, S401-4: ON

4.3.1.2 SDRAM CS select

S401-8	S401-7	S401-6	S401-5	Description	
OFF	OFF	OFF	OFF	SDRAM on CS0# is selected	
OFF	OFF	OFF	ON	SDRAM on CS1# is selected	
OFF	OFF	ON	OFF	SDRAM on CS2# is selected	
OFF	OFF	ON	ON	SDRAM on CS3# is selected	
OFF	ON	OFF	OFF	SDRAM on CS4# is selected	
OFF	ON OFF		ON	SDRAM on CS5# is selected	
OFF	ON ON		OFF	SDRAM on CS6# is selected	
OFF	ON	ON ON		SDRAM on CS7# is selected	
ON	Don't care			No SDRAM	

Default: S401-7..5: OFF, S401-8: ON

Note, the bus clock for SDRAM is limited to 32 MHz.

4.3.2 Product revision 1.1 (CPLD revision 9G11)

4.3.2.1 SDRAM CS select (S401-1)

S401-1	SDRAM CS# channel
ON	CS6# ⇒ SDRAM, CS7# ⇒ non-SDRAM (SRAM, Flash)
OFF	CS7# ⇒ SDRAM, CS6# ⇒ non-SDRAM (SRAM, Flash)

Default: S401-1: ON (CS6)

Note, the bus clock for SDRAM is limited to 32 MHz.

4.4 CPLD programming jumper (J491)

The CPLD is re-configurable by programming via J491. Please refer to www.xilinx.com for details and tools for Xilinx CPLD configuration.

J491 pin	Name		
1	GND		
2	TDO		
3	TCK		
4	TMS		
5	TDI		
6	VREF		

5 Mechanical dimensions




Figure 5-1: Mechanical dimensions

6 Information in the WWW

Information about FUJITSU MICROELECTRONICS Products can be found on the following Internet pages:

Microcontrollers (8-, 16- and 32bit), Graphics Controllers Datasheets and Hardware Manuals, Support Tools (Hard- and Software)

http://mcu.emea.fujitsu.com/mcu_portal.htm

Linear Products: Power Management, A/D and D/A Converters

http://www.fujitsu.com/emea/services/microelectronics

Media Products: SAW filters, acoustic resonators and VCOs

http://www.fujitsu.com/emea/services/microelectronics/saw

For more information about FUJITUS MICROELECTRONICS

http://www.fujitsu.com/emea/services/microelectronics

7 China-RoHS regulation

Evaluation Board评估板

Emulation Board 仿真板

根据SJ/T11364-

2006《电子信息产品污染控制标识要求》特提供如下有关污染控制方面的信息。

The following product pollution control information is provided according to SJ/T11364-2006 *Marking for Control of Pollution caused by Electronic Information Products*.

1. 电子信息产品污染控制标志说明 Explanation of Pollution Control Label



该标志表明本产品含有超过中国标准SJ/T11363-

2006《电子信息产品中有毒有害物质的限量要求》中限量的有毒有害物质。标志中的数字为本产品的环保使用期,表明本产品在正<u>常</u>使用的条件下,有毒有害物质不会发生外泄或突变,用户使用本产品不会对环境造成严重污染或对其人身、财产造成严重损害的期限,单位为年。

为保证所申明的环保使用期限,应按产品手册中所规定的环境条件和方法进行正常使用,并严格遵守产品维修手册中规定的定期维修和保养要求。

产品中的消耗件和某些零部件可能有其单独的环保使用期限标志,并且其环保使用期限有可能 比整个产品本身的环保使用期限短。应到期按产品维修程序更换那些消耗件和零部件,以保证 所申明的整个产品的环保使用期限。

本产品在使用寿命结束时不可作为普通生活垃圾处理,应被单独收集妥善处理。

请注意:环保使用期限50年的指定不是与产品的耐久力,使用期限或任何担保要求等同的。

This symbol to be added to all EIO sold to China, indicates the product contains hazardous materials in excess of the limits established by the Chinese standard SJ/T11363-2006 Requirements for Concentration Limits for Certain Hazardous Substances in Electronic Information Products. The number in the symbol is the Environment-friendly Use Period (EFUP), which indicates the period, starting from the manufacturing date, during which the toxic or hazardous substances or elements contained in electronic information products will not leak or mutate under normal operating conditions so that the use of such electronic information products will not result in any severe environmental pollution, any bodily injury or damage to any assets, the unit of the period is "Year".

In order to maintain the declared EFUP, the product shall be operated normally according to the instructions and environmental conditions as defined in the product manual, and periodic maintenance schedules specified in Product Maintenance Procedures shall be followed strictly.

Consumables or certain parts may have their own label with an EFUP value less than the product. Periodic replacement of those consumables or parts to maintain the declared EFUP shall be done in accordance with the Product Maintenance Procedures.

This product must not be disposed of as unsorted municipal waste, and must be collected separately and handled properly after decommissioning.

Please note: The designation of 10 years EFUP is <u>not</u> to be equated with the <u>durability</u>, <u>useduration</u> or any <u>warranty-claims</u> of the product.

产品中有毒有害物质或元素的名称及含量

Table of hazardous substances name and concentration

部件名称	有毒有害物质或元素 Hazardous substances name					
Component Name	铅 (Pb)	汞 (Hg)	镉 (Cd)	六 价铬 (Cr (VI))	多溴联苯 (PBB)	多溴二苯醚
EMA-MB91F469G-LS- 320M06	ж	0	0	0	0	0

- O: 表示该有毒有害物质在该部件所有均质材料中的含量均在SJ/T11363-2006 标准规定的限量要求以下
- X:表示该有毒有害物质至少在该部件的某一均质材料中的含量超出SJ/T11363-2006标准规定的限量要求
- 此表所列数据为发布时所能获得的最佳信息
- 由于缺少经济上或技术上合理可行的替代物质或方案,此医疗设备运用以上一些有毒有害物质来实现设备的预期 临床功能,或给人员或环境提供更好的保护效果。
- O: Indicates that this toxic or hazardous substance contained in all of the homogeneous materials for this part is below the limit requirement in SJ/T11363-2006.
- X: Indicates that this toxic or hazardous substance contained in at least one of the homogeneous materials used for this part is above the limit requirement in SJ/T11363-2006.
- Data listed in the table represents best information available at the time of publication

8 Recycling

Gültig für EU-Länder:

Gemäß der Europäischen WEEE-Richtlinie und deren Umsetzung in landesspezifische Gesetze nehmen wir dieses Gerät wieder zurück.

Zur Entsorgung schicken Sie das Gerät bitte an die folgende Adresse:

Fujitsu Microelectronics Europe GmbH Warehouse Monzastraße 4a 63225 Langen

Valid for European Union Countries:

According to the European WEEE-Directive and its implementation into national laws we take this device back.

For disposal please send the device to the following address:

Fujitsu Microelectronics Europe GmbH Warehouse Monzastraße 4a 63225 Langen