

CY7C1051H Automotive

8-Mbit (512K × 16) Static RAM

Features

- AEC-Q100 qualified
- Temperature ranges □ Automotive-E: -40 °C to +125 °C
- High speed □ t_{AA} = 10 ns
- Low active and standby currents
 - □ I_{CC} = 90 mA typical □ I_{SB2} = 20 mA typical
- 1.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 44-pin thin small outline package (TSOP) II and 48-ball very fine-pitch ball grid array (VFBGA) package

Functional Description


The CY7C1051H^[1] is a high-performance CMOS fast static RAM automotive part with embedded ECC.

To write to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O₀–I/O₇), is written into the location specified on the address pins (A₀–A₁₈). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O₈–I/O₁₅) is written into the location specified on the address pins (A₀–A₁₈).

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on I/O₀–I/O₇. If Byte HIGH Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

The input/output pins $(I/O_0-I/O_{15})$ are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a write operation (CE LOW, and WE LOW) is in progress.

The CY7C1051H is available in 44-pin TSOP II and 48-ball VFBGA package.



Logic Block Diagram – CY7C1051H

Note

1. This device does not support automatic write-back on error detection.

Cypress Semiconductor Corporation Document Number: 001-87624 Rev. *I

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 31, 2018



Contents

| Pin Configurations | |
|--------------------------------|---|
| Product Portfolio | |
| Maximum Ratings | 4 |
| Operating Range | |
| DC Electrical Characteristics | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| Data Retention Characteristics | |
| Data Retention Waveform | |
| AC Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |

| Ordering Information Ordering Code Definitions | |
|---|----|
| Package Diagrams | |
| Acronyms | 15 |
| Document Conventions | 15 |
| Units of Measure | 15 |
| Document History Page | 16 |
| Sales, Solutions, and Legal Information | 17 |
| Worldwide Sales and Design Support | 17 |
| Products | 17 |
| PSoC® Solutions | 17 |
| Cypress Developer Community | 17 |
| Technical Support | |





Pin Configurations

Figure 1. 48-ball FBGA Pinout (Top View) ^[2]




Figure 2. 44-pin TSOP II Pinout

| A0 🗖 | •1 | \cup | 44 | A 17 |
|--------|----|----------------|----|---------------|
| A1 🗖 | 2 | | 43 | a A16 |
| A2 🗖 | 3 | | 42 | a A15 |
| A3 🗖 | 4 | | 41 | I /OE |
| A4 🗖 | 5 | | 40 | /BHE |
| /CE 🗖 | 6 | | 39 | /BLE |
| I/O0 🗖 | 7 | | 38 | I/O15 |
| I/O1 🗖 | 8 | | 37 | I /014 |
| I/O2 🗖 | 9 | 44-pin TSOP II | 36 | I/O13 |
| I/O3 🗖 | 10 | | 35 | I /012 |
| VCC 🗖 | 11 | | 34 | VSS |
| VSS 🗖 | 12 | | 33 | VCC |
| I/O4 🗖 | 13 | | 32 | I/O11 |
| I/O5 🗖 | 14 | | 31 | I /O10 |
| I/O6 🗖 | 15 | | 30 | I /O9 |
| I/07 🗖 | 16 | | 29 | I /O8 |
| /WE 🗖 | 17 | | 28 | a A18 |
| A5 🗖 | 18 | | 27 | A 14 |
| A6 🗖 | 19 | | 26 | = A13 |
| A7 🗖 | 20 | | 25 | = A12 |
| A8 🗖 | 21 | | 24 | A 11 |
| A9 🗖 | 22 | | 23 | A 10 |

Product Portfolio

| | | | V Banga (V) | | Power Dissipation | | | | |
|---------|-----------|--------------|---------------------------|----------------------------------|---------------------------------|----------------|--------------------------------|-----|--|
| Product | Banga | Speed (ns) | | Operating I _{CC} , (mA) | | Standby L (mA) | | | |
| | Floudet | Range | V _{CC} Range (V) | Speed (IIS) | $\mathbf{T} = \mathbf{T}_{max}$ | | Standby, I _{SB2} (mA) | | |
| | | | | | Тур ^[3] | Мах | Тур ^[3] | Max | |
| | CY7C1051H | Automotive-E | 2.2 V–3.6 V | 10 | 90 | 160 | 20 | 50 | |

Notes

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.



CY7C1051H Automotive

Maximum Ratings

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

| Storage temperature65 °C to +150 °C |
|---|
| Ambient temperature with power applied |
| Supply voltage on V_{CC} to relative GND $^{[4]}$ 0.5 V to +4.6 V |
| DC voltage applied to outputs in high-Z state $^{[4]}$ –0.3 V to V_{CC} + 0.3 V |

| DC input voltage ^[4] | –0.3 V to V_{CC} + 0.3 V |
|---|----------------------------|
| Current into outputs (LOW) | 20 mA |
| Static discharge voltage (per MIL-STD-883, Method 30 | 015)>2001 V |
| Latch-up current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} |
|--------------|---------------------|-----------------|
| Automotive-E | –40 °C to +125 °C | 2.2 V to 3.6 V |

DC Electrical Characteristics

Over the Operating Range

| Parameter | Description | | Test Conditions | | Automotive-E | | Unit | |
|----------------------------|---|---|---|--------------------------|-----------------------|-----------------------|------|--|
| Parameter | Descri | ption | Test Conditio | | | | onit | |
| V _{OH} | Output HIGH | 2.2 V to 2.7 V | V _{CC} = Min, I _{OH} = –1.0 mA | | 2 | - | V | |
| | voltage | 2.7 V to 3.0 V | V _{CC} = Min, I _{OH} = -4.0 mA | | 2.2 | - | V | |
| | | 3.0 V to 3.6 V | V _{CC} = Min, I _{OH} = -4.0 mA | | 2.4 | - | V | |
| V _{OL} | Output LOW | 2.2 V to 2.7 V | V _{CC} = Min, I _{OL} = 2 mA | | - | 0.4 | V | |
| voltage | 2.7 V to 3.6 V | V _{CC} = Min, I _{OL} = 8 mA | | - | 0.4 | V | | |
| V _{IH} Input HIGH | 2.2 V to 2.7 V | - | | 2 | V _{CC} + 0.3 | V | | |
| | voltage | 2.7 V to 3.6 V | - | | 2 | V _{CC} + 0.3 | V | |
| V _{IL} | Input LOW | 2.2 V to 2.7 V | - | | -0.3 | 0.6 | V | |
| | voltage ^[4] | 2.7 V to 3.6 V | - | | -0.3 | 0.8 | V | |
| I _{IX} | Input leakage cur | rent | $GND \leq V_{IN} \leq V_{CC}$ | | -5 | +5 | μA | |
| I _{OZ} | Output leakage c | urrent | GND <u><</u> V _{OUT} <u><</u> V _{CC} , Output d | lisabled | -5 | +5 | μA | |
| I _{CC} | Operating supply current | | V _{CC} = Max, I _{OUT} = 0 mA, CMOS levels | $f = f_{MAX} = 1/t_{RC}$ | _ | 160 | mA | |
| I _{SB1} | Automatic CE power down current – TTL inputs | | Max V _{CC} , <u>CE</u> ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MA} | x | - | 60 | mA | |
| I _{SB2} | Automatic CE pov current – CMOS i | | $\begin{array}{l} \mbox{Max V}_{CC}, \ \overline{CE} \geq V_{CC} - 0.2 \ V, \\ \ V_{IN} \geq V_{CC} - 0.2 \ V \ \ or \ V_{IN} \leq 0.2 \end{array}$ | 2 V, f = 0 | - | 50 | mA | |




Capacitance


| Parameter ^[5] | Description | Test Conditions | Max | Unit |
|--------------------------|-------------------|--|-----|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{CC} = 3.3 V | 10 | pF |
| C _{OUT} | I/O capacitance | | 10 | pF |

Thermal Resistance

| Parameter ^[5] | Description | Test Conditions | 44-pin TSOP II Package | 48-ball VFBGA Package | Unit |
|--------------------------|--|--|---------------------------|--------------------------|------|
| - JA | | Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 66.96 | 31.50 | °C/W |
| - 30 | Thermal resistance (junction to case) | | 12.66 | 15.75 | °C/W |

AC Test Loads and Waveforms





| Parameters | 3.0 V | Unit |
|-------------------|-------|------|
| R1 | 317 | Ω |
| R2 | 351 | Ω |
| V _{TH} | 1.5 | V |
| V _{HIGH} | 3 | V |

Notes

- Tested initially and after any design or process changes that may affect these parameters.
 Full device AC operation assumes a 100-μs ramp time from 0 to V_{CC(min)} and 100-μs wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Max | Unit |
|---------------------------------|--------------------------------------|--|-----|-----|------|
| V _{DR} | V_{CC} for data retention | _ | 1.0 | - | V |
| I _{CCDR} | Data retention current | $ \begin{array}{l} V_{CC} = V_{DR}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \end{array} $ | - | 50 | mA |
| t _{CDR} ^[7] | Chip deselect to data retention time | _ | 0 | - | ns |
| t _R ^[8] | Operation recovery time | V _{CC} ≥ 2.2 V | 10 | _ | ns |

Data Retention Waveform





Notes

Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 μs or stable at V_{CC(min.)} ≥ 100 μs.



AC Switching Characteristics

Over the Operating Range

| Parameter ^[9] | Description | | -10 | | |
|------------------------------------|---|-----|-----|------|--|
| Parameter | Description | Min | Max | Unit | |
| Read Cycle | | | | | |
| t _{power} ^[10] | V _{CC} (typical) to the First Access | 100 | - | μs | |
| t _{RC} | Read Cycle Time | 10 | - | ns | |
| t _{AA} | Address to Data Valid | - | 10 | ns | |
| t _{OHA} | Data Hold from Address Change | 3 | - | ns | |
| t _{ACE} | CE LOW to Data Valid | - | 10 | ns | |
| t _{DOE} | OE LOW to Data Valid | - | 5 | ns | |
| t _{LZOE} | OE LOW to Low Z ^[11] | 0 | _ | ns | |
| t _{HZOE} | OE HIGH to High Z [11, 12] | - | 5 | ns | |
| t _{LZCE} | CE LOW to Low Z [11] | 3 | _ | ns | |
| t _{HZCE} | CE HIGH to High Z [11, 12] | - | 5 | ns | |
| t _{PU} | CE LOW to Power Up ^[13] | 0 | _ | ns | |
| t _{PD} | CE HIGH to Power Down ^[13] | _ | 10 | ns | |
| t _{DBE} | Byte Enable to Data Valid | _ | 5 | ns | |
| t _{LZBE} | Byte Enable to Low Z ^[11] | 0 | _ | ns | |
| t _{HZBE} | Byte Disable to High Z ^[11, 12] | _ | 6 | ns | |
| Write Cycle [14 | , 15] | | • | | |
| t _{WC} | Write Cycle Time | 10 | _ | ns | |
| t _{SCE} | CE LOW to Write End | 7 | _ | ns | |
| t _{AW} | Address Setup to Write End | 7 | _ | ns | |
| t _{HA} | Address Hold from Write End | 0 | _ | ns | |
| t _{SA} | Address Setup to Write Start | 0 | _ | ns | |
| t _{PWE} | WE Pulse Width | 7 | _ | ns | |
| t _{SD} | Data Setup to Write End | 5 | _ | ns | |
| t _{HD} | Data Hold from Write End | 0 | _ | ns | |
| t _{LZWE} | WE HIGH to Low Z ^[11] | 3 | _ | ns | |
| t _{HZWE} | WE LOW to High Z [11, 12] | _ | 5 | ns | |
| t _{BW} | Byte Enable to End of Write | 7 | _ | ns | |

Notes

9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
10. t_{POWER} gives the minimum amount of time that the power supply must be at typical V_{CC} values until the first memory access can be performed.
11. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZDE}, t_{HZDE} and t_{HZWE} is less than t_{LZWE} for any device.
12. t_{HZOE}, t_{HZEE}, t_{HZEE}, t_{HZEE} and t_{HZWE} are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 5. Transition is measured when the outputs enter a high impedance state.


13. These parameters are guaranteed by design and are not tested.


The integrating etc and guarantee to yuesign and are not tested.
 The integrating etc and the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.


15. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms







Notes


- 16. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} . 17. WE is HIGH for Read cycle.

18. Address valid before or coincident with CE transition LOW.





Switching Waveforms(continued)




Notes

- 19. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{1L}$, $\overline{CE} = V_{1L}$, and \overline{BHE} or $\overline{BLE} = V_{1L}$. These signals must be LOW to initiate a write and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 20. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 21. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms(continued)



Notes

 The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.
 The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

- 24. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 25. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

The truth table is as follows ^[26]:


| CE | OE | WE | BLE | BHE | I/O ₀ –I/O ₇ | I/O ₈ –I/O ₁₅ | Mode | Power |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | Х | Х | High-Z | High-Z | Power Down | Standby (I _{SB}) |
| L | L | Н | L | L | Data Out | Data Out | Read All Bits | Active (I _{CC}) |
| L | L | Н | L | Н | Data Out | High-Z | Read Lower Bits Only | Active (I _{CC}) |
| L | L | Н | Н | L | High-Z | Data Out | Read Upper Bits Only | Active (I _{CC}) |
| L | Х | L | L | L | Data In | Data In | Write All Bits | Active (I _{CC}) |
| L | Х | L | L | Н | Data In | High-Z | Write Lower Bits Only | Active (I _{CC}) |
| L | Х | L | Н | L | High-Z | Data In | Write Upper Bits Only | Active (I _{CC}) |
| L | Н | Н | Х | Х | High-Z | High-Z | Selected, Outputs Disabled | Active (I _{CC}) |



Ordering Information

| Speed (ns) | Voltage Range | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|------------------|----------------------|--------------------|--|--------------------|
| 10 | 2.2 V–3.6 V | CY7C1051H30-10BV1XE | 51-85150 | 48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free) | Automotive-E |
| | | CY7C1051H30-10BV1XET | | | |
| | 2.2 V–3.6 V | CY7C1051H30-10ZSXE | 51-85087 | 44-pin TSOP II (Pb-free) | |
| | | CY7C1051H30-10ZSXET | | | |

Ordering Code Definitions





Package Diagrams




Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150

| | DIMENSIONS | | |
|--------|------------|----------|------|
| SYMBOL | MIN. | NOM. | MAX. |
| А | - | - | 1.00 |
| A1 | 0.16 | - | - |
| A2 | - | - | 0.81 |
| D | | 8.00 BSC | |
| Е | | 6.00 BSC | |
| D1 | 5.25 BSC | | |
| E1 | 3.75 BSC | | |
| MD | 8 | | |
| ME | 6 | | |
| n | 48 | | |
| Øb | 0.25 | 0.30 | 0.35 |
| еE | 0.75 BSC | | |
| eD | 0.75 BSC | | |
| SD | 0.375 BSC | | |
| SE | 0.375 BSC | | |

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. eREPRESENTS THE SOLDER BALL GRID PITCH
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN SITHE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- SD^{*} AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW.

"SD" = eD/2 AND "SE" = eE/2.

8. *** INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK. INDENTATION OR OTHER MEANS.


51-85150 *I



Package Diagrams(continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087

44 Lead TSOP TYPE II - STANDARD







Acronyms

Table 1. Acronyms Used in this Document

| Acronym | Description |
|---------|---|
| BHE | Byte High Enable |
| BLE | Byte Low Enable |
| CE | Chip Enable |
| CMOS | Complementary Metal Oxide Semiconductor |
| I/O | Input/Output |
| OE | Output Enable |
| SRAM | Static Random Access Memory |
| TTL | Transistor-Transistor Logic |
| VFBGA | Very Fine-Pitch Ball Grid Array |
| WE | Write Enable |

Document Conventions

Units of Measure

Table 2. Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μA | microampere |
| μs | microsecond |
| mA | milliampere |
| mm | millimeter |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |



Document History Page

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|---|
| *C | 4961297 | NILE | 10/13/2015 | Changed status from Preliminary to Final. |
| *D | 5303970 | VINI | 06/10/2016 | Added Automotive-A Temperature Range related information in all instances across the document. Added 44-pin TSOP II Package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85087 *E. Updated to new template. Completing Sunset Review. |
| *E | 5333780 | VINI | 07/20/2016 | Removed Automotive-A Temperature Range related information in all instances across the document. Removed 44-pin TSOP II Package related information in all instances across the document. Updated Features: Added "AEC-Q100 qualified". Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Removed spec 51-85087 *E. |
| *F | 5435305 | VINI | 09/13/2016 | Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V _{OH} parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V _{OH} parameter. Updated Ordering Information: Updated part numbers. Updated to new template. |
| *G | 6012091 | AESATMP9 | 01/03/2018 | Updated logo and copyright. |
| *H | 6183584 | NILE | 05/31/2018 | Added 44-pin TSOP II Package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85087 *E. Completing Sunset Review. |
| * | 6352307 | NILE | 10/31/2018 | Updated Thermal Resistance: Fixed typo (Replaced "48-pin TSOP II Package" with "44-pin TSOP II Package" in column heading). Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Arm [®] Cortex [®] Microcontrollers | cypress.com/arm |
|---|------------------------|
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2013–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indeminify

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.