

U\_B12  
B12.SchDoc

U\_B13  
B13.SchDoc

U\_B14  
B14.SchDoc

U\_B15  
B15.SchDoc

U\_B16  
B16.SchDoc

U\_B34  
B34.SchDoc

U\_FPGA-MGT  
FPGA-MGT.SchDoc

U\_FPGA-CFG  
FPGA-CFG.SchDoc

U\_FPGA-MISC  
FPGA-MISC.SchDoc

U\_FPGA-PWR  
FPGA-PWR.SchDoc










U\_PWR1  
PWR1.SchDoc

U\_PWR2  
PWR2.SchDoc



U\_Clock  
Clock.SchDoc

U\_B2B-Connectors  
B2B-Connectors.SchDoc

U\_B33  
B33.SchDoc



Top of Board







Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page1 of 15
Filename: TE0741.SchDoc		

**B13 48 IO, 24 LVDS Pairs**  
**B14 8 IO, 3.3V**  
**MGT 3 Lanes**

**B16 16 IO, 8 LVDS Pairs**  
**MGT 4 + 1 Lanes**  
**B14 4 IO, 3.3V**

**B15 18 IO, 9 LVDS Pairs**  
**B12 48 IO, 24 LVDS Pairs**  
**B12 2 IO**



TE0720 Compatibility  
 MIO0 8 pins => 8 IO B14  
 USB D+,D-, vbusen,otg\_id => 4 IO B14  
 SGMII => MGT  
 MIO1(SDCARD) => MGT  
 ETH MD1 => MGT  
 B34 => B16, MGT  
 B35 => B13  
 B13 => B12  
 B33 => B15

Clock Capable I/O  
 All pins named  
 Bxx\_H\_X  
 Bxx\_I2\_X  
 Bxx\_I3\_X  
 Bxx\_I4\_X  
 Are Clock Capable I/O's




Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page2 of 15
Filename: B2B-Connectors.SchDoc		

B12\_FIXED (i) △




B12 L11 P
B12 L11 N
B12 L12 P
B12 L12 N
B12 L13 P
B12 L13 N
B12 L14 P
B12 L14 N
B12 L19 P
B12 L19 N
B12 L6 P
B12 L6 N

**K70T version does not have this bank!**



	Title: TE0741		
	A4	Number: TE0741 TE0741-410-2CF	Rev. 02
	Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page3 of 15
	Filename: B12.SchDoc		

B13\_FIXED

Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 4 of 15
Filename: B13.SchDoc		

1

2

3

4

A

A

B

B

C


C

D

D

UIF


BANK32



XC7K410T-2FBG676C

UIG

BANK33



XC7K410T-2FBG676C





Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page5 of 15
Filename: B33.SchDoc		

1


2

3


4



		Title: <b>TE0741</b>	
		A4	Number: <b>TE0741</b> <b>TE0741-410-2CF</b>
Date: 2013-11-06		Copyright: 2013 Trenz Electronic GmbH	
Page 5 of 15		Page 5 of 15	
Filename: <b>B14.SchDoc</b>			





	Title: TE0741		
	A4	Number: TE0741 TE0741-410-2CF	Rev. 02
	Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 6 of 15
	Filename: B16.SchDoc		



Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 7 of 15
Filename: B15.SchDoc		





	Title: TE0741		
	A4	Number: TE0741 TE0741-410-2CF	Rev. 02
	Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 8 of 15
	Filename: B34.SchDoc		

1

2

3

4

A

A

B


B


C

C

D

D



	Title: <b>TE0741</b>	
	A4	Number: <b>TE0741</b> <b>TE0741-410-2CF</b>
	Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH
	Rev. <b>02</b>	Page <b>9</b> of <b>15</b>
Filename: <b>Clock.SchDoc</b>		






1

2










3

4

BOOTMODE = MASTER SPI => 0 0 1





Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 10 of 15
Filename: FPGA-CFG.SchDoc		



Title: TE0741

A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 11 of 15
Filename: FPGA-MGT.SchDoc		



		Title: TE0741	
		A4	Number: TE0741 TE0741-410-2CF
Date: 2013-11-06		Copyright: 2013 Trenz Electronic GmbH	
Page 12 of 15		Page 12 of 15	
Filename: FPGA-MISC.SchDoc			

1

2

3

4

A

A

B







B

C

C

D

D







Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page13 of 15
Filename: FPGA-PWR.SchDoc		

1

2

3




4



Not mount if baseboard EN1 circuit cause problems



Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 14 of 15
Filename: PWR1.SchDoc		



Title: TE0741		
A4	Number: TE0741 TE0741-410-2CF	Rev. 02
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 15 of 15
Filename: PWR2.SchDoc		