

1

2

3

4

U\_FPGA-MGT  
FPGA-MGT.SchDoc

U\_PWR1  
PWR1.SchDoc

U\_Clock  
Clock.SchDoc

U\_B2B-Connectors  
B2B-Connectors.SchDoc

U\_FPGA-MISC  
FPGA-MISC.SchDoc


U\_PWR2  
PWR2.SchDoc

U\_FPGA-PWR  
FPGA-PWR.SchDoc


A

A


Mount.Hole 3.2mm    Mount.Hole 3.2mm




Mount.Hole 3.2mm    Mount.Hole 3.2mm




FIDU-DOT - small FIDU-DOT - small



PM1    PM2  
FIDU-DOT - small FIDU-DOT - small



PM3    PM4  
FIDU-DOT - small FIDU-DOT - small



PM5    PM6

B


B

C


C


D

D



Top of Board




		Title: TE0841	
		A4	Number: TE0841 TE0841-01-035-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT	
Filename: TE0841.SchDoc		Page1 of 22	

1


2


3

4



Title: TE0841		Rev. 01	
A4	Number: TE0841 TE0841-01-035-11	Page2 of 22	
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page2 of 22	
Filename: B2B-Connectors.SchDoc			



		Title: TE0841	
		A4	Number: TE0841 TE0841-01-035-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT	
Filename: FPGA-MISC.SchDoc		Page3 of 22	

1  
1  
1  
1


2  
2  
2  
2

3  
3  
3  
3


4  
4  
4  
4

A  
B  
C  
D

A  
B  
C  
D



XCKU035-1SFVA7841

	Title: TE0841	
	A4	Number: TE0841 TE0841-01-035-11
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT
	Filename: FPGA-B44.SchDoc	Rev. 01 Page4 of 22



1

2

3

4

A

A

B


B

C

C

D

D




	Title: TE0841	
	A4	Number: TE0841 TE0841-01-035-11
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT
	Rev. 01	Page 6 of 22
Filename: FPGA-B46.SchDoc		

1


2


3

4





Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 7 of 22
Filename: FPGA-B47.SchDoc		



	Title: TE0841	
	A4	Number: TE0841 TE0841-01-035-11
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT
	Filename: FPGA-B64.SchDoc	Rev. 01 Page8 of 22







XCKU035-ISFVA784I




Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page9 of 22
Filename: FPGA-B65.SchDoc		




Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 10 of 22
Filename: FPGA-B66.SchDoc		




Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 11 of 22
Filename: FPGA-B67.SchDoc		




Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 12 of 22
Filename: FPGA-B68.SchDoc		



	Title: TE0841	
	A4	Number: TE0841 TE0841-01-035-11
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT
	Filename: FPGA-MGT.SchDoc	Rev. 01 Page13 of 22




XC KU035-1SFVA784I




XC KU035-1SFVA784I


XC KU035-1SFVA784I



Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 14 of 22
Filename: FPGA-PWR.SchDoc		



	Title: TE0808		
	A4	Number: TE0841 TE0841-01-035-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 15 of 22
	Filename: CPLD.SchDoc		



	Title: TE0841		
	A4	Number: TE0841 TE0841-01-035-11	Rev. 01
	Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 16 of 22
	Filename: Clock.SchDoc		








1

2

3

4

Title: TE0808		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 17 of 22
Filename: DDR4-RAM.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B


C



C

D

D



			Title: TE0808	
			A4	Number: TE0841 TE0841-01-035-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT		Page18 of 22
Filename: DDR4-RAM_2.SchDoc				





U14B			
1	NC	NC	17
2	NC	NC	18
3	NC	NC	19
4	NC	NC	29
5	NC	NC	30
6	NC	NC(SW)	31
7	NC	NC(SW)	52
8	NC	NC	53
9	NC	NC	67
10	NC	NC	70
11	NC	NC(SW)	71
12	NC	NC(SW)	72
13	NC	NC	73
14	NC	NC	74
15	NC	NC	75
16	NC	NC	76



U7B			
1	NC	NC	17
2	NC	NC	18
3	NC	NC	19
4	NC	NC	29
5	NC	NC	30
6	NC	NC(SW)	31
7	NC	NC(SW)	52
8	NC	NC	53
9	NC	NC	67
10	NC	NC	70
11	NC	NC(SW)	71
12	NC	NC(SW)	72
13	NC	NC	73
14	NC	NC	74
15	NC	NC	75
16	NC	NC	76




Title: TE0841		
A4	Number: TE0841 TE0841-01-035-11	Rev. 01
Date: 2016-03-09	Copyright: Trenz Electronic GmbH / TT	Page 19 of 22
Filename: PWR1.SchDoc		



		Title: TE0841	
		A4	Number: TE0841 TE0841-01-035-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT	
Filename: PWR2.SchDoc		Page20 of 22	



		Title: TE0808	
		A4	Number: TE0841 TE0841-01-035-11
Date: 2016-03-09		Copyright: Trenz Electronic GmbH / TT	
Filename: POWER_2.SchDoc		Page21 of 22	

1

2

3

4

CHANGES REV01 TO REV01A (08.16.2017):

1) U1: changed schematic symbol. Next pins swapped to mach same polarity order:  
 -- AE13 (IO\_L6P\_T0U\_N10\_AD6P\_64)/AE12 (IO\_L6N\_T0U\_N11\_AD6N\_64)  
 -- J5 (IO\_L18P\_T2U\_N10\_AD2P\_66)/J4 (IO\_L18N\_T2U\_N11\_AD2N\_66)

2) Net names changed (no electrical changes):

JM1: swapped signals B64\_L6:  
 -- B64\_L6\_N - pin 40 (was pin 42)  
 -- B64\_L6\_P - pin 42 (was pin 40)  
 JM3: swapped signals B64\_L6:  
 -- B66\_L18\_N - pin 52 (was pin 54)  
 -- B66\_L18\_P - pin 54 (was pin 52)

A

A

B

B

C

C

D

D

1

2

3

4



Title: <b>TE0808 - Changes list</b>		
A4	Number: <b>TE0841</b> <b>TE0841-01-035-11</b>	Rev. <b>01</b>
Date: <b>2017-08-16</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>22</b> of <b>22</b>
Filename: <b>Revision_Changes.SchDoc</b>		