

Support & ஃ training

[DAC12DL3200](https://www.ti.com/product/DAC12DL3200) [SBAS649B](https://www.ti.com/lit/pdf/SBAS649) – JUNE 2021 – REVISED JUNE 2022

DAC12DL3200 up to 6.4-GSPS Single-Channel or 3.2-GSPS Dual-Channel 12-bit Digital-to-Analog Converter (DAC) with Low-Latency LVDS Interface

1 Features

- 12-bit resolution
- Maximum input and output sample rate:
	- Single channel up to 6.4 GSPS
	- Dual channel up to 3.2 GSPS
- Multi-Nyquist operating modes:
	- Single channel modes: NRZ, RTZ, RF
	- Dual channel modes: NRZ, RTZ, RF, 2xRF
- Low latency through device: 6 to 8 ns
- Matching transmit capabilities to the low latency receiver ADC12DL3200
	- DAC and ADC combined latency < 15 ns (not including FPGA)
- Parallel DDR LVDS interface:
	- Source synchronous interface to simplify timing:
	- 24 or 48 LVDS pairs up to 1.6 Gbps
	- 1 LVDS DDR clock per 12-bit bus
- Output frequency range: > 8 GHz
- Full-scale current: 21 mA
- Simplified clocking and synchronization
	- SYSREF windowing eases setup and hold times
- On-chip direct digital synthesizer (DDS)
	- Single-tone and two-tone sine wave generation
	- 32 x 32-bit numerically controlled oscillators
	- Fast frequency hopping capability (< 500 ns)
	- Synchronous CMOS frequency/phase input
- Performance at $f_{\text{OUT}} = 4.703 \text{ GHz}$, 6.4 GSPS, RF mode
	- Output power: –3 dBm
	- Noise floor (70 MHz offset): –147 dBc/Hz
	- SFDR: 60 dBc
- Power supplies: 1.0 V, 1.8 V, –1.8 V
- Power consumption: 1.49 W (2-ch, RF mode, 3.2 GSPS)
- Package: 256-Ball FCBGA (17x17 mm, 1 mm pitch)

2 Applications

- **[Electronic warfare](https://www.ti.com/solution/electronic-warfare?keyMatch=ELECTRONIC%20WARFARE&tisearch=search-everything)**
- Generator: pulse, pattern and [arbitrary waveform](https://www.ti.com/solution/arbitrary-waveform-generator-awg?keyMatch=WAVEFORM&tisearch=search-everything) [\(AWG\)](https://www.ti.com/solution/arbitrary-waveform-generator-awg?keyMatch=WAVEFORM&tisearch=search-everything)

3 Description

The DAC12DL3200 is a very low latency, dual channel, RF sampling digital-to-analog converter (DAC) capable of input and output rates of up to 3.2-GSPS in dual channel mode or 6.4-GSPS in single channel mode. The DAC can transmit signal bandwidths beyond 2 GHz at carrier frequencies approaching 8 GHz when using the multi-Nyquist output modes. The high output frequency range enables direct sampling through C-band (8 GHz) and beyond.

The DAC12DL3200 can be used as an I/Q baseband DAC in dual channel mode. The high sampling rate and output frequency range also makes the DAC12DL3200 capable of arbitrary waveform generation (AWG) and direct digital synthesis (DDS). An integrated DDS block enables single tone and two tone generation on chip.

The DAC12DL3200 has a parallel LVDS interface that consists of up to 48 LVDS pairs and 4 DDR LVDS clocks. A strobe signal is used to synchronize the interface which can be sent over the least significant bit (LSB) or optionally over dedicated strobe LVDS lanes. Each LVDS pair is capable of up to 1.6 Gbps. Multi-device synchronization is supported using a synchronization signal (SYSREF) and is compatible with JESD204B/C clocking devices. SYSREF windowing eases synchronization in multidevice systems.

Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Dual Channel Mode Frequency Response

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, $\overline{\textbf{41}}$ intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

5 Pin Configuration and Functions

-1.8V Supply \overline{G}

ACF, 256 Ball FCBGA, Top View

Table 5-1. Pin Functions

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 3

[DAC12DL3200](https://www.ti.com/product/DAC12DL3200)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions.](#page-11-0) Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured to AGND.

 (3) Measured to VSSCLK.
 (4) Measured to DGND. Measured to DGND.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) Measured to AGND.

(2) Measured to VSSCLK.

(3) Measured to DGND.

(4) CLK+/- and SYSREF+/- are weakly self-biased to the optimal common mode voltage. CLK+/- should always be AC coupled to the clock source. SYSREF+/- is recommended to be AC coupled to the clock source when possible.

(5) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.
(6) Max V_{ID} for the larger Vcm range can be as large as $2V_{PP-DIFF}$ without any reliability concerns. H Max V_{ID} for the larger Vcm range can be as large as $2V_{PP-DIF}$ without any reliability concerns. However, it may degrade the accuracy of the SYSREF windowing by 1 bit.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, [SPRA953](https://www.ti.com/lit/pdf/spra953).

6.5 Electrical Characteristics - DC Specifications

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, single channel (MODE2) at 6.4 GSPS, RF mode, I_{OUTFS} = 20.5mA, unless otherwise noted.

(1) When using LVDS input, the resolution is limited by the LVDS interface to 12-bits. 16-bits only applies when using the NCO.

(2) In addition to the switched full scale output current, each output (VOUTA+, VOUTA-, VOUTB+, VOUTB-) has a fixed output current of \sim 3mA at a coarse DAC setting of 15.

(3) Measured to DGND.

(4) See [DAC Output Modes](#page-53-0) for information on the frequency response of different DAC output modes. Output power vs frequency for different modes relative to NRZ mode at low frequency is shown in [Single Channel: Output Power vs Output Frequency and](#page-29-0) [Mode](#page-29-0) through [Single Channel RTZ Mode: Output Power vs Output Frequency](#page-30-0)

(5) A 100Ω load is equivalent to a 2:1 with 50Ω single ended load

(6) With no IO supply voltage offset in connecting device.

6.6 Electrical Characteristics - Power Consumption

over operating free-air temperature range (unless otherwise noted)

6.6 Electrical Characteristics - Power Consumption (continued)

over operating free-air temperature range (unless otherwise noted)

6.7 Electrical Characteristics - AC Specifications

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, single channel (MODE2) at 6.4 GSPS, single tone amplitude = 0 dBFS, unless otherwise noted.

(1) SFDR MIN specification is the worst of HD2, HD3 and HD5.

6.8 Timing Requirements

Typical values at TA = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, single channel (MODE2) at 6.4 GSPS, single tone amplitude = 0 dBFS, unless otherwise noted.

(1) Use SYSREF_POS to select an optimal SYSREF_SEL value for the SYSREF capture, see the section [Multi-Device Synchronization](#page-68-0) [\(SYSREF+/-\)](#page-68-0) for more information on SYSREF windowing. The invalid region, specified by t_{INV(SYSREF)}, indicates the portion of the $\mathsf{CLK}\pm \mathsf{period}$ (t $\mathsf{CLK}\times$), as measured by SYSREF_SEL, that may result in a setup and hold violation. Verify that the timing skew between SYSREF± and CLK± over system operating conditions from the nominal conditions (that used to find optimal SYSREF_SEL) does not result in the invalid region occurring at the selected SYSREF_SEL position in SYSREF_POS, otherwise a temperature dependent SYSREF_SEL selection may be needed to track the skew between CLK± and SYSREF±.

6.9 Switching Characteristics

6.10 Typical Characteristics

Typical values at $T_A = 25^{\circ}$ C, nominal supply voltages, [COARSE_CUR_A/B](#page-84-0) = 0xFF ($I_{FS-SWITCH} = 21$ mA), output from VOUTA± in single-channel modes, $A_{\text{OUT}} = 0$ dBFS, $f_{\text{CLK}} = 3.2$ GHz in dual channel NRZ, RTZ and RF mode, f_{CLK} = 6.4 GHz in dual channel 2xRF and single channel NRZ, RTZ and RF mode, filtered, [SHUNTREF_EN](#page-86-0) = 0x0FFF (unless otherwise noted);

7 Detailed Description

7.1 Overview

The DAC12DL3200 is a dual channel, RF sampling digital-to-analog converter (DAC) capable of input and output rates of up to 3.2-GSPS in dual channel mode or 6.4-GSPS in single channel mode. The DAC can transmit signal bandwidths beyond 2 GHz at carrier frequencies approaching 8 GHz when using the multi-Nyquist output modes. The high output frequency range enables direct sampling through C-band (8 GHz) and beyond.

The DAC12DL3200 can be used as an I/Q baseband DAC in dual channel mode. The high sampling rate and output frequency range also makes the DAC12DL3200 capable of arbitrary waveform generation (AWG) and direct digital synthesis (DDS). An integrated DDS block enables single tone and two tone generation on chip.

The DAC12DL3200 has a parallel LVDS interface that consists of up to 48 LVDS pairs and 4 DDR LVDS clocks. A strobe signal is used to synchronize the interface which can be sent over the least significant bit (LSB) or optionally over dedicated strobe LVDS lanes. Each LVDS pair is capable of up to 1.6 Gbps. The LVDS interface has a total latency of 6 to 8 ns (depending on mode of operation) from digital data input to analog output for latency sensitive applications.

Multi-device synchronization is supported using a synchronization signal (SYSREF). SYSREF windowing eases synchronization in multi-device systems. The clocking scheme is compatible with JESD204B clocking devices.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 DAC Output Modes

DAC12DL3200 consists of a multi-Nyquist DAC core capable of direct transmission through the third Nyquist zone. The high output frequency capabilities are enabled by specific output waveforms that alter the output waveform response. In other words, the waveforms change the frequency response of the DAC to enhance the DAC images in alternate Nyquist zones. The output waveform can be selected in the [MXMODE](#page-84-0) register. A list of output modes along with their properties and uses are provided in Table 7-1 and in the following sections. Note that T_S is the period of the sampling clock provided to the DACCLK input. The output waveform responses shown in this section do not consider the effect of the DAC analog bandwidth or external passive or active signal chain components.

(1) Peak power here does not include the effect of analog output bandwidth due to parasitic passive components or external components

7.3.1.1 NRZ Mode

Non-return-to-zero (NRZ) mode is the standard zero-order hold output waveform. The sample is output from the DAC and held until the next sample is output. The timing diagram for NRZ mode is given in Figure 7-1. This output waveform can be thought of as a rectangular filter in time domain resulting in a sinc response in the frequency domain. The result is a frequency response that has significant power loss in the 2nd and 3rd Nyquist zones and a null at the sampling rate. It is meant for 1st Nyquist operation only. A plot of the frequency response of NRZ mode is shown in Figure 7-2.

FOUT/FDAC

0 0.5 1 1.5 2

7.3.1.2 RTZ Mode

ا 50-
0

Return-to-zero (RTZ) mode is similar to the standard zero-order hold output waveform used by DACs, however the response adds a return-to-zero pulse for the second half of the sample period. The timing diagram for RTZ mode is given in [Figure 7-3.](#page-55-0) This output waveform can be thought of as a rectangular filter in time domain that is half the length of which is used in NRZ mode, resulting in a sinc response that is expanded by two times in the frequency domain. The result is a frequency response with less power loss in the 2nd Nyquist zone and a null at twice the sampling rate. It can be used for 1st and 2nd Nyquist zone applications. The return-to-zero pulse provides a flatter response through the first Nyquist zone at a tradeoff of 6-dB lower peak power. A plot of the frequency response of RTZ mode is shown in [Figure 7-4](#page-55-0).

1.5
Fout/F_{DAC}

0 0.5 1 1.5 2 2.5 3

7.3.1.3 RF Mode

 -50 L -45 -40 -35 -30 -25

RF mode adds a mixing function to the DAC output response by inverting the sample halfway through the sample period. The result is a sinc response that peaks and provides maximum flatness in the 2nd Nyquist zone. The timing diagram for RF mode is given in Figure 7-5. A plot of the frequency response of RF mode is shown in [Figure 7-6](#page-56-0).

RTZm

Figure 7-6. RF Mode Output Waveform Response

7.3.1.4 2xRF Mode

2xRF mode is a combination of RF mode (return to complement) for the first half of the sample period and a return-to-zero for the second half of the sample period. The result is a sinc response that peaks and provides maximum flatness in the 3rd, 4th and 5th Nyquist zones. 2xRF mode is only available in dual channel mode and requires an input clock at twice the DAC sample rate. The timing diagram for 2xRF mode is given in Figure 7-7. A plot of the frequency response of RF mode is shown in Figure 7-8.

Figure 7-8. 2xRF Mode Output Waveform Frequency Response

7.3.2 DAC Output Interface

The DAC output is designed for high output frequencies of 8 GHz and above. Careful layout and component choices are needed in order to achieve high output frequencies. The full frequency response of the DAC can be found by combining the analog frequency response of the DAC to the output mode responses shown in [Section](#page-53-0) [7.3.1.](#page-53-0)

7.3.2.1 DAC Output Structure

DAC12DL3200 analog output structure is shown in Figure 7-9 for one DAC channel. The outputs VOUTx+/must have a DC path to an external supply voltage, and the DAC sink current from the external supply. A differential termination resistance sits between the two current output pins, VOUTx+/-. The current steering switch array connects to the outputs and steers current between the output pins based on the digital code. A constant DC current bias, I_{BIAS} , draws current from both outputs regardless of the digital code.

Figure 7-9. DAC12DL3200 Analog Output Structure

Examples of conversions from digital codes to currents on the VOUTx+/- outputs are given in Table 7-2. The currents provided include both the current steered portion and the bias currents on each leg.

2's COMPLEMENT	IOUTX+ CURRENT	IOUTX- CURRENT
0111 1111 1111	I_{FS} + I_{BIAS}	BIAS
0011 1111 1111	$\frac{3}{4}$ I _{FS} + I _{BIAS}	$\frac{1}{4}$ I _{FS} + I _{BIAS}
0000 0000 0000	$\frac{1}{2}$ I_{FS} + I_{BIAS}	$\frac{1}{2}$ $IFS + IBIAS$
1100 0000 0001	$\frac{1}{4}$ F_S + F_{BIAS}	$\frac{3}{4}$ I _{FS} + I _{BIAS}
1000 0000 0000	BIAS	$IFS + IBIAS$

Table 7-2. Example Code to Current Conversions

7.3.2.2 Full-scale Current Adjustment

The total DAC output current is set through the external RBIAS resistor and the [COARSE_CUR_A/B](#page-84-0) and the [FINE_CUR_A](#page-85-0) and [FINE_CUR_B](#page-85-0) registers. There is a switched fullscale current and a static fullscale current. The switched current is divided between VOUTA/B+ and VOUTA/B- in proportion to the digital signal value at the DAC. The static current is fixed at the output of each ball VOUTA/B+ and VOUTA/B-.

The equation for the total DAC switched output current is

$$
I_{FSSWITCH}\text{=}\ \frac{3.6 k\Omega}{R_{bias}} \times \big(5mA + 1mA * COARSE + 0.0156mA * FINE\big)
$$

where

- R_{bias} is the external bias resistor
- COARSE is the value of the register [COARSE_CUR_A/B](#page-84-0) (0 to 15)

FINE is the value of register [FINE_CUR_A/FINE_CUR_B](#page-85-0) (0 to 63)

The static current is a fixed fraction of the switched current

$$
I_{\text{FSSTATIC}} = 0.125^* I_{\text{FSSWITCH}} \tag{1}
$$

With a 3.6kΩ bias resistor, COARSE_CUR_A/B = 15 and FINE_CUR_A/B = 31, I_{FSSWITCHED} is nominaly 20.5mA and $I_{FSSTATIC}$ nominally 2.56mA (on each ball + and -).

7.3.2.3 Example Analog Output Interfaces

There are numerous ways to interface with the DAC analog output. A few are shown below. In all cases a DC path for current must be provided from a positive voltage source, typically VADAC18+. Further, the voltage at each output pin must be within the compliance voltage range for all digital codes.

The most common interface makes use of a transformer or balun. Some transformers have a center tap that can be used to provide a DC bias to the secondary transformer winding. This is demonstrated in Figure 7-10. For a center-tapped transformer the center tap should be tied to the VDDA18A and VDDA18B supply voltages. RF choke inductors can be used to provide the DC bias for baluns without a center tap as shown in Figure 7-11. The chokes should be well matched and carefully laid out in order to optimize even order distortion suppression. Many high frequency baluns will not have a center tap for the DC bias.

Figure 7-10. DAC Output Interface using Center-Tapped Transformer

Figure 7-11. DAC Output Interface using RF Chokes and Transformer

Both transformer and balun output interfaces will not pass DC and low frequency signals. Instead, a higher bias voltage should be used with pull-up resistors to bias the DAC within its compliance voltage range. Careful supply sequencing is required to prevent damage to the DAC if VBIAS exceeds the absolute maximum rated voltage. In all cases, voltages at the DAC pins must be within the absolute maximum rated voltages.

Figure 7-12. DAC Output Interface with DC Coupling

7.3.3 LVDS Interface

Data is provided to DAC12DL3200 through a parallel low-voltage differential signaling (LVDS) interface. The high input data rate capabilities of the DAC require up to four 12-bit buses resulting in a total of 48 LVDS lanes at up to 1.6 Gbps per lane. Up to four source-synchronous dual-data rate (DDR) clocks, one per 12-bit LVDS bus, are used to simplify interface timing requirements. In addition, four synchronization strobes (DxSTR+/–) can be used in conjunction with SYSREF+/- to achieve deterministic latency through the DAC. The strobes are also used to align the data in modes with multiple input buses per DAC. Flexible interface modes allow a tradeoff in the number of lanes, bit rates and DAC sample rates. The modes are described in Table 7-3. Each mode is described in additional detail in the following sections.

Data samples in all modes are sent to the DAC from earliest sample to latest sample based on the LVDS bus alphabetic order. For example, in MODE0 the first two samples for channel A are sent in order from buses A and B, while the first two samples for channel B are sent in order from buses C and D (See [Figure 7-14](#page-62-0)).

Table 7-3. DAC12DL3200 Operating Modes

7.3.3.1 MODE0: Two LVDS banks per channel

MODE0 uses two 12-bit LVDS data buses per channel. Due to the high bit rate, each 12-bit LVDS bus has its own dual-data rate (DDR) clock to maximize timing windows resulting in four total data clocks. This mode allows half of the maximum data rate into dual DACs. Table 7-4 shows the LVDS bus, data clock and strobe assignments for each channel. Figure 7-13 shows the block diagram for this mode for further understanding, including the signal assignments.

Figure 7-13. MODE0 Block Diagram

[Figure 7-14](#page-62-0) shows the functional timing diagram for MODE0. Four 12-bit buses are used, with buses A and B for DAC channel A data and buses C and D for DAC channel B data. There is no strict timing skew requirement between LVDS buses (e.g. A to B or A to D) as long as the internal FIFOs maintain sufficient offset between read and write pointers.

Having the LVDS banks staggered as shown in [Figure 7-14](#page-62-0) allows the data from each bank to arrive as it is needed and results in minimal latency from each bank. If the LVDS banks have their clocks aligned, then the data on buses B and D are provided to the chip 1 DAC clocks before it is needed.

Figure 7-14. MODE0 Functional Timing Diagram

7.3.3.2 MODE1: One LVDS bank per channel

MODE1 uses one 12-bit LVDS data bus per channel. One dual-data rate (DDR) clock is used for each 12-bit LVDS data bus resulting in two total data clocks. This mode allows one fourth of the maximum sampling rate of the DAC. Table 7-5 shows the LVDS bus, data clock and strobe assignments for each channel. Figure 7-15 shows the block diagram for this mode for further understanding, including the signal assignments.

Table 7-5. MODE1 LVDS Bus, Data Clock and Strobe Signal Assignments

Figure 7-15. MODE1 Block Diagram

Figure 7-16 shows the functional timing diagram for MODE1. Two 12-bit buses are used, with bus A for DAC channel A data and bus C for DAC channel B data. There is no strict timing skew requirement between LVDS buses (e.g. A to C) as long as the internal FIFOs maintain sufficient offset between read and write pointers.

Figure 7-16. MODE1 Functional Timing Diagram

7.3.3.3 MODE2: Four LVDS banks, single channel mode

MODE2 uses a single DAC channel fed by four 12-bit LVDS data buses resulting in 48 LVDS lanes total. Due to the high bit rate, each 12-bit LVDS bus has its own dual-data rate (DDR) clock to maximize timing windows. This mode allows the maximum data rate into a single DAC. Table 7-6 shows the LVDS bus, data clock and strobe assignments for each channel. Figure 7-17 shows the block diagram for this mode for further understanding, including the signal assignments.

Table 7-6. MODE2 LVDS Bus, Data Clock and Strobe Assignments

Figure 7-17. MODE2 Block Diagram

[Figure 7-18](#page-65-0) shows the functional timing diagram for MODE2. Four 12-bit buses are used (A, B, C and D) to send data to the DAC. There is no strict timing skew requirement between LVDS buses (e.g. A to B or A to D) as long as the internal FIFOs maintain sufficient offset between read and write pointers.

Having the LVDS banks staggered as shown in [Figure 7-18](#page-65-0) allows the data from each bank to arrive as it is needed and results in minimal latency from each bank. If the LVDS banks have their clocks aligned, then the data on bank 3 is provided to the chip 3 DAC clocks before it is needed.

Figure 7-18. MODE2 Functional Timing Diagram

7.3.3.4 LVDS Interface Input Strobe

The LVDS strobe can be provided on either the dedicated strobe pin or the LSB of the data pins. The strobe can be provided at any multiple of 4 LVDS clocks, which is equivalent to 8 input samples per LVDS bus per DAC. The strobe must be provided on the rising edge of the LVDS clock and coincide with the data captured on that edge. The LVDS strobe is used to reset the FIFO write pointer for each LVDS bus.

When the strobe is provided on the LSB, the actual pin that is used is determined by the LVDS input width set by [LVDS_RESOLUTION.](#page-82-0)

When using the LSB for the strobe pin, a couple of LVDS clocks are required to switch between using the LSB for strobe and using it for data. The user should make sure the data on this bit is held at zero during this transition. The dedicated strobe input needs to be tied low in order to use a strobe on the LSB. If using LSB_SYNC instead of the SYNC pin to switch the LSB between strobe and data, the SYNC input must be tied high.

When the LSB is being used as a strobe (either $\overline{\text{SYNC}}$ is low or register LSB SYNC=1), the LSB of the input data passed to the datapath will be zero.

Note that there is only one FIFO_DLY setting for the chip. When the FIFO is aligned to the LVDS strobe it aligns to the strobe for LVDS bus 0 (if bus 0 is enabled). Otherwise it aligns to bus 2. This means that in dual DAC mode, it is required that the strobes for the LVDS buses used for DACB must be aligned to the strobes for the LVDS buses for DACA within the FIFO tolerance.

7.3.3.5 FIFO Operation

DAC12DL3200 uses a source-synchronous interface to simplify signal timing. The DDR data clocks are sent from the logic device along with the data such that propagation delays through the logic device and receiving DAC are well matched over all process, voltage and temperature variations. Test patterns can be used to verify proper timing at all LVDS input receivers. Internal FIFOs absorb skew between the data clock domains before being aligned to the DAC sampling clock domain (DACCLK). Each LVDS data bus should have matched trace lengths relative to the associated data clock (e.g. DACLK for bus A), however each bus does not have to be trace length matched to the others due to the internal FIFOs. For example, the signals for bus A (DACLK,

DASTR, DA0…11) should be matched in length, but they do not need to be length matched to the signals for bus B.

7.3.3.5.1 Using FIFO Delay Readback Values

The FIFO DLY R0 through FIFO DLY R3 values provide an approximate value for FIFO DLY that would result in the sample being used just as it arrives for each channel. These values are asynchronously sampled between clock domains and may vary from channel to channel even with exactly the same relationship between DCLK and DACCLK.

If all four LVDS clocks have the same relationship to the consuming DACCLK (i.e., LVDS clocks DACLK - DDCLK are staggered as shown in LVDS Input waveforms), all FIFO DLY R^* values should vary by no more than 1 (in a circular sense). If the LVDS clocks are aligned in time, this will result in successive FIFO DLY R^* values increasing by 1±1. The user must select a FIFO DLY setting that will work for all banks.

The valid programming range for FIFO DLY and FIFO DLY R^{*} is shown in the following table.

Table 7-7. FIFO_DLY and FIFO_DLY_R* range per mode

7.3.3.5.2 FIFO Delay Handling

Data from the LVDS banks are latched into the write side of the FIFO using the LVDS clock. The user must set FIFO DLY to an appropriate value to ensure that the data is read away from the point where it is changing. To help with this, the FIFO DLY R^{*} registers provide the user with an approximate FIFO DLY setting that would result in the data being sampled just as it arrives under current conditions.

The number of usable settings for FIFO DLY is determined by LVDS MODE and DCM EN as shown in Figure 7-19.

Figure 7-19. FIFO_DLY Circles

In the above picture we will assume that if $FIFO$ $DLY=1$, it would result in the data being sampled just as the input latch is changing. Ideally, FIFO DLY R^{*} would report "1" in this condition. In reality, this is not a precise measurement and it will only report a value close to this setting. If minimum latency is not a concern, it may be sufficient to just select a $FIFO$ DLY value on the opposite side of the circle from the FIFO DLY R^* value.

Setting FIFO DLY to a value before (counter-clockwise from) the FIFO DLY R^* value will result in the lowest possible latency. For example, if running in LVDS MODE=2, with FIFO DLY R*=1, a value of 30 may be an appropriate low latency setting while a value of 4 would be a high latency setting.

If the goal is to create a system with minimum latency, the user will need to characterize the system to find the optimal value of [FIFO_DLY](#page-87-0) that will consistently work across process, voltage and temperature (PVT). The less variation that exists between the SYSREF, LVDSCLK, and DEVCLK, the tighter the [FIFO_DLY](#page-87-0) can be set.

Note that if the LVDS strobe is used to align the DACCLK domain side of the FIFO instead of SYSREF, additional margin should be added to FIFO DLY to allow for inconsistent setup of the FIFO from one alignment to the next. It is not possible to have deterministic latency using the LVDS strobe.

To help with system characterization, underflow and overflow alarms are provided in [FIFO_ALM.](#page-104-0) It is important to realize toggling data must be provided on the input for these alarms to work. Constant input data will not generate alarms. See FIFO Over/Under Flow Alarming.

To characterize the [FIFO_DLY](#page-87-0) for minimum latency with SYSREF:

- 1. Align the system using SYSREF (refer to section [Startup Procedure with LVDS Input](#page-109-0))
- 2. Read the FIFO_DLY_R* values to determine a reasonable starting point for FIFO_DLY characterization.
- 3. Set a FIFO DLY value that is near the sampling point. For example, if FIFO DLY $R^*=1$, a setting for 30 might be a good starting point.
- 4. Characterize the system over PVT and monitor FIFO ALM for any alarms.
- 5. If alarms occurred, move FIFO DLY one setting counter-clockwise and repeat from step 3. If no alarms occurred, move FIFO DLY one setting clockwise and repeat from step 3. The goal is to determine the tightest setting that will not cause alarms.

It is important to understand that there will be some number of [FIFO_DLY](#page-87-0) settings that are unusable. In 4-banks per DAC mode this may be as many as 4 settings. Reducing the LVDS rate will reduce the number of invalid FIFO DLY settings.

7.3.3.5.3 FIFO Delay and NCO Operation

The setting for FIFO DLY shifts the timing of the NCO sync with respect to SYSREF. When DCM EN=0, the sync is shifted later in time by modulo([FIFO_DLY,](#page-87-0) 8) DACCLKs with respect to [FIFO_DLY](#page-87-0) =0. When [DCM_EN=](#page-79-0)1, the sync is shifted later in time by modulo[\(FIFO_DLY](#page-87-0), 16) DACCLKs with respect to [FIFO_DLY](#page-87-0)=0. If attempting to output a specific NCO phase with respect to sysref, the FFH PHASE A/FFH PHASE B registers will need to include the desired setting for [FIFO_DLY](#page-87-0) .

7.3.3.5.4 FIFO Over/Under Flow Alarming

Each of the capture flops on the read side of the FIFO is actually constructed of 3 flops (see Figure 7-20). This allows detection of close timing violations that could corrupt the data flop and is used for detecting under and overflow alarms. This will only detect slow drifts. It will not detect sudden jumps in the operation that might jump over the alarm detection. This will also only detect alarms if the violation occurs when the data is changing. Constant input data will not produce alarms.

Figure 7-20. Datapath Showing FIFO Over/Under Flow Alarming

7.3.4 Multi-Device Synchronization (SYSREF+/-)

Synchronizing multiple DAC12DL3200 involves two synchronization functions as illustrated by Figure 7-21. The first is to synchronize the DACCLK clock domain in all DAC devices which includes clock dividers and FIFO outputs pointers. Secondly, the data clock domain (LVDS interface) must be synchronized using an input strobe signal from either the DxSTR input or LSB data lane of each bus (bit x, where $x = [12 -$ [LVDS_RESOLUTION\]](#page-82-0)).Using the LSB eliminates the need for the DxSTR signals eliminating up to four LVDS pairs. Synchronization using DxSTR and LSB is described in [Section 7.3.3.4](#page-65-0).

Figure 7-21. FIFO Synchronization Logic Diagram

7.3.4.1 DACCLK Domain Synchronization

DACCLK domain synchronization is accomplished by providing SYSREF to each DAC and capturing it in the same DACCLK cycle at each DAC. SYSREF can be a continuous signal or a single pulse, however if run continuously it must be an integer division of DACCLK/(8*# LVDS buses per channel), meaning DACCLK/(8*# LVDS buses per channel*n) where n is any integer greater than or equal to 1. SYSREF can also be run continuously during synchronization and shutoff after synchronization has been achieved by disabling SYSREF processing through the SPI interface before stopping the SYSREF signal.

7.3.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)

The SYSREF windowing block is used to first detect the position of SYSREF relative to the DEVCLK rising edge and then to select a desired SYSREF sampling instance, to maximize setup and hold timing margins. In many cases a single SYSREF sampling position (SYSREF_SEL) is sufficient to meet timing for all systems (part-to-part variation) and conditions (temperature and voltage variations). However, the feature can also be used by the system to expand the timing window by tracking the movement of SYSREF as operating conditions change or to remove system-to-system variation at production test by finding a unique optimal value at nominal conditions for each system.

Use of the SYSREF windowing block is as follows. First, the device clock and SYSREF should be applied to the device. The location of SYSREF relative to the device clock cycle is determined and stored in [SYSREF_POS.](#page-81-0) Each bit of SYSREF POS represents a potential SYSREF sampling position. If a bit in SYSREF POS is set to '1', then the corresponding SYSREF sampling position has a potential setup or hold violation. Upon determining the valid SYSREF sampling positions (the positions of [SYSREF_POS](#page-81-0) that are set to '0') the desired sampling position can be chosen by setting [SYSREF_SEL](#page-80-0) to the value corresponding to that [SYSREF_POS](#page-81-0) position. In general the middle sampling position between two setup and hold instances should be chosen. Ideally, SYSREF POS and [SYSREF_SEL](#page-80-0) should be performed at the system's nominal operating conditions (temperature and supply voltage) to provide maximum margin for operating condition variations. This process can be performed at final test and the optimal [SYSREF_SEL](#page-80-0) setting can be stored for use at every system power up. Further, [SYSREF_POS](#page-81-0) can be used to characterize the skew between DEVCLK and SYSREF over operating conditions for a system by sweeping the system temperature and supply voltages. For systems that have large variations in DEVCLK to SYSREF skew this characterization can be used to track the optimal SYSREF sampling position as system operating conditions change. In general, a single value can be found that meets timing over all conditions for well matched systems, such as those where DEVCLK and SYSREF come from a single clocking device.

The step size between each [SYSREF_POS](#page-81-0) sampling position can be adjusted using [SYSREF_ZOOM.](#page-80-0) When [SYSREF_ZOOM](#page-80-0) is set to '0', the delay steps are more coarse. When SYSREF_ZOOM is set to '1', the delay steps finer steps. In general, [SYSREF_ZOOM](#page-80-0) should always be used ([SYSREF_ZOOM](#page-80-0) = 1) unless a transition region (defined by 1's in [SYSREF_POS\)](#page-81-0) is not seen, which is possible for low clock rates. Bits 0 and 15 of [SYSREF_POS](#page-81-0) will always be set to '1' since it cannot be determined if these settings are close to a timing violation, although the actual valid window could extend beyond these sampling positions. The value programmed into [SYSREF_SEL](#page-80-0) is the decimal number representing the desired bit location in [SYSREF_POS](#page-81-0).

The table below shows some example SYSREF POS readings and the optimal SYSREF SEL settings. In general, lower values of SYSREF SEL should be selected due to variation of the delays over supply voltage, however in the second example a value of 8 provides additional margin and may be selected instead.

Table 7-8. Examples of SYSREF_POS Readings and SYSREF_SEL Selections

To use the SYSREF windowing:

- 1. Apply SYSREF and DEVCLK
- 2. Set [SYSREF_RECV_SLEEP](#page-80-0)=0, [SYSREF_POS_SEL](#page-80-0)=0, and [SYSREF_ZOOM](#page-80-0)=1
- 3. Set [SYSREF_PROC_EN](#page-80-0)=1
- 4. Read SYSREF POS and determine proper setting for SYSREF SEL. If proper sampling point cannot be determined, set [SYSREF_ZOOM=](#page-80-0)0 and retry.

The SYSREF POS register can report either an accumulation of all the SYSREF edges seen since [SYSREF_PS_EN](#page-107-0) transitioned from 0 to 1 (infinite persistence) or just the last SYSREF edge (when [SYSREF_PS_EN](#page-107-0)=0). The user should reset the persistence after changing [SYSREF_POS_SEL.](#page-80-0)

7.3.5 Alarms

DAC12DL3200 contains a number of alarms that can be used to determine whether the DAC is operating optimally, marginally, or in a faulty state. These alarms are sticky, such that if an error occurs then the alarm will be set and remain set until 1's are written to that alarm register to reset the alarm.

The alarms are not valid until the part is fully programmed and operating. At this point, the alarm registers should all be cleared. They can then be monitored periodically, or by watching the ALARM pin, to determine if an alarm

has occurred. The alarms that trigger the ALARM pin can be selected by unmasking the alarms in register [ALM_MASK](#page-106-0).

If an alarm occurs, the DAC can be programmed to mute the output signal until all alarms have been cleared. When this occurs, the faulty condition should be fixed by the system before resuming operation.

The alarms include:

- FIFO empty alarm
- **FIFO full alarm**
- LVDS Clock alarm
- LVDS Strobe alarm
- TRIGCLK realignment alarm
- Clock realignment alarm
- Clock alignment alarm

7.4 Device Functional Modes

7.4.1 Direct Digital Synthesis (DDS) Mode

The DAC12DL3200 contains two numerically controlled oscillators (NCOs) that can optionally be used for direct digital synthesis of tones for each DAC. The block diagram for the DDS is shown in Figure 7-22. There are two NCO banks, each with 16 separate 32-bit NCOs. The banks can be used separately for each DAC, or together to provide 32 NCOs for one DAC. The two NCOs can be summed as a two tone source for one DAC. The NCO can be selected either through registers [NCO_SEL_A](#page-91-0) and [NCO_SEL_B](#page-91-0), or through balls NCOSEL[0:3] and NCOBANKSEL.

Figure 7-22. DDS Block Diagram

7.4.1.1 NCO Gain Scaling

The NCO output value is internally scaled based on the dither setting to ensure that the output will not saturate. The scaling point is selected to prevent unnecessary quantization error.

The sine wave generation produces full-scale positive values that are one LSB higher than can be represented by the DAC output. In addition, ~1/2 LSB of dither is added to the signal before rounding. Thus setting [NCO_GAIN_A](#page-94-0) or [NCO_GAIN_B](#page-95-0) to values below 0x0003 results in clipping for some frequencies. This range also needs to be taken into account when summing the two NCOs.

When TXENABLE transitions low, the output of the NCO is linearly scaled to zero in a programmable number of clocks set by [NCO_RAMPRATE](#page-93-0) . The same setting is used when TXENABLE transition high.

7.4.1.2 NCO Phase Continuous Operation

To operate the NCO in phase continuous mode, the user can change the frequency word instead of switching to a different NCO. [NCO_CHG_BLK](#page-93-0) must be used when changing frequency values while [NCO_EN](#page-92-0) =1. Phase continuous operation is only supported using [FFH_FREQ_A\[0\]](#page-95-0) and [FFH_FREQ_B\[0\].](#page-96-0)

7.4.1.3 Trigger Clock

The trigger clock (TRIGCLK) is an output clock generated by dividing the input CLK+/- according to register TRIG DIV. The trigger clock is output when TRIG OUT EN=1 and NCO EN=1.

The divider is reset on each rising edge of SYSREF. If a SYSREF edge is detected that realigns the system clock divider, CLK_REALIGNED_ALM (register [SYS_ALM](#page-105-0)) will be set. If this occurs, the trigger clock location will have moved even though TRIG_REALIGNED_ALM is not set. The TRIG_REALIGNED_ALM is set when a SYSREF edge realigns the trigger clock divider. When TRIG_REALIGNED_ALM occurs without CLK_REALIGNED_ALM or CLK_ALIGNMENT_ALM, this indicates that the SYSREF period is not an integer multiple of the trigger clock period. Be aware that if the CLK_REALIGNED_ALM occurs while [NCO_EN](#page-92-0) is high, the state of the NCO accumulators may be corrupted.

NCOBANKSEL and NCOSEL[3:0] inputs are sampled by TRIGCLK, even when TRIG OUT EN=0. This allows the user to turn on the trigger clock output to find the phase of the trigger clock, and then turn it off to prevent the output from injecting noise into the DAC.

The value sampled by TRIGCLK is applied to both channels with a fixed relationship to the effective SYSREF edge.

If the SYSREF location changes during operation, it may require 2 SYSREF pulses at the new location to properly realign the trigger clock.

Be aware that the trigger clock may respond to changes in SYSREF position even though [SYSREF_ALIGN_EN=](#page-89-0)0. If this occurs TRIG_REALIGNED_ALM will be set. If SYSREF returns to its correct position, the trigger clock will also return to its correct position. However, if SYSREF remains at the new alignment, the entire system must be realigned (using SYSREF_ALIGN_EN) to restore the proper relationship between SYSREF and trigger clock

7.5 Programming

7.5.1 Using the Serial Interface

The serial interface is accessed using the following four pins: serial clock (SCLK), serial data in (SDI), serial data out (SDO), and serial interface chip-select (SCS). Register access is enabled through the SCS pin.

7.5.1.1 SCS

This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

7.5.1.2 SCLK

Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.

7.5.1.3 SDI

Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. Setup and hold times with respect to the SCLK must be observed.

7.5.1.4 SDO

The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the R/W bit and register address portion of read bus cycles.

7.5.1.5 Serial Interface Operation

As shown in Figure 7-23, each register access consists of 24 bits. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be accessed. During write operations, the last eight bits are the data written to the addressed register. The data are shifted in MSB first. During read operations, the last eight bits on SDI are ignored and, during this time, the SDO outputs the data from the addressed register.

Figure 7-23. Serial Interface Protocol: Single Read/Write

7.5.1.6 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifies the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the \overline{SCS} input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8-bit transfer of the streaming transaction. Register bit ASCEND controls whether the address value ascends (increments) or descends (decrements). Figure 7-24 shows the streaming mode transaction details.

Figure 7-24. Serial Interface Protocol: Streaming Read/Write

See Section 7.5.2 for detailed information regarding the registers.

7.5.2 SPI Register Map

Table 7-10 lists the SPI registers. All register addresses not listed in Table 7-10 should be considered as reserved locations and the register contents should not be modified. Reserved fields should be written to their default settings. Multi-byte registers are always in little-endian format (least significant byte stored at the lowest address).

The different register types are listed in Table 7-9.

Table 7-9. Register Types

Table 7-10. SPI Registers (continued)

7.5.2.1 CONFIG_A Register (Address = 0h) [reset = 30h]

CONFIG_A is shown in Figure 7-25 and described in Table 7-11.

Return to the [Summary Table.](#page-73-0)

Configuration A (default: 0x30)

Figure 7-25. CONFIG_A Register

Table 7-11. CONFIG_A Register Field Descriptions

7.5.2.2 DEVICE_CONFIG Register (Address = 2h) [reset = 00h]

DEVICE_CONFIG is shown in Figure 7-26 and described in Table 7-12.

Return to the [Summary Table.](#page-73-0)

Device Configuration (default: 0x00)

Figure 7-26. DEVICE_CONFIG Register

Table 7-12. DEVICE_CONFIG Register Field Descriptions (continued)

7.5.2.3 CHIP_TYPE Register (Address = 3h) [reset = 04h]

CHIP TYPE is shown in Figure 7-27 and described in Table 7-13.

Return to the [Summary Table.](#page-73-0)

Chip Type (read-only: 0x04)

Figure 7-27. CHIP_TYPE Register

Table 7-13. CHIP_TYPE Register Field Descriptions

7.5.2.4 CHIP_ID Register (Address = 4h) [reset = 3Ah]

CHIP_ID is shown in Figure 7-28 and described in Table 7-14.

Return to the [Summary Table.](#page-73-0)

Chip Identification (read-only)

Table 7-14. CHIP_ID Register Field Descriptions

7.5.2.5 CHIP_VERSION Register (Address = 6h) [reset = 2h]

CHIP_VERSION is shown in [Figure 7-29](#page-77-0) and described in [Table 7-15.](#page-77-0)

Return to the [Summary Table.](#page-73-0)

Chip Version (read-only)

Figure 7-29. CHIP_VERSION Register

Table 7-15. CHIP_VERSION Register Field Descriptions

7.5.2.6 VENDOR_ID Register (Address = Ch) [reset = 0451h]

VENDOR_ID is shown in Figure 7-30 and described in Table 7-16.

Return to the [Summary Table.](#page-73-0)

Vendor Identification (default: 0x0451)

Figure 7-30. VENDOR_ID Register

Table 7-16. VENDOR_ID Register Field Descriptions

7.5.2.7 PIN_CFG Register (Address = 20h) [reset = 00h]

PIN_CFG is shown in Figure 7-31 and described in Table 7-17.

Return to the [Summary Table.](#page-73-0)

Pin Configuration (default: 0x00)

Figure 7-31. PIN_CFG Register

Table 7-17. PIN_CFG Register Field Descriptions

7.5.2.8 TXEN_SEL Register (Address = 21h) [reset = 0Fh]

TXEN_SEL is shown in [Figure 7-32](#page-78-0) and described in [Table 7-18.](#page-78-0)

Return to the [Summary Table.](#page-73-0)

Transmitter Enable Control Selection (default: 0x0F)

Table 7-18. TXEN_SEL Register Field Descriptions

7.5.2.9 TXEN Register (Address = 22h) [reset = 00h]

TXEN is shown in Figure 7-33 and described in Table 7-19.

Return to the [Summary Table.](#page-73-0)

Transmitter Enable Configuration (default: 0x00)

Figure 7-33. TXEN Register

7.5.2.10 IO_STATE Register (Address = 3Ch) [reset = 0h]

IO_STATE is shown in [Figure 7-34](#page-79-0) and described in [Table 7-20](#page-79-0).

Return to the [Summary Table.](#page-73-0)

Current State of Input IOs (read-only)

Figure 7-34. IO_STATE Register

Table 7-20. IO_STATE Register Field Descriptions

7.5.2.11 DCM_EN Register (Address = 48h) [reset = 0h]

DCM EN is shown in Figure 7-35 and described in Table 7-21.

Return to the [Summary Table.](#page-73-0)

Dual Clock Mode (default:0x00)

Figure 7-35. DCM_EN Register

Table 7-21. DCM_EN Register Field Descriptions

7.5.2.12 TRIG_DIV Register (Address = 50h) [reset = 0h]

TRIG_DIV is shown in Figure 7-36 and described in [Table 7-22.](#page-80-0)

Return to the [Summary Table.](#page-73-0)

Trigger Clock Divide (default: 0x7F)

Figure 7-36. TRIG_DIV Register

Figure 7-36. TRIG_DIV Register (continued)

Table 7-22. TRIG_DIV Register Field Descriptions

7.5.2.13 TRIG_OUT_EN Register (Address = 51h) [reset = 00h]

TRIG_OUT_EN is shown in Figure 7-37 and described in Table 7-23.

Return to the [Summary Table.](#page-73-0)

Trigger Clock Output Enable (default: 0x00)

Figure 7-37. TRIG_OUT_EN Register

Table 7-23. TRIG_OUT_EN Register Field Descriptions

7.5.2.14 SYSREF_CTRL Register (Address = 80h) [reset = 002000h]

SYSREF_CTRL is shown in Figure 7-38 and described in Table 7-24.

Return to the [Summary Table.](#page-73-0)

SYSREF Control (default: 0x200000)

Table 7-24. SYSREF_CTRL Register Field Descriptions

Table 7-24. SYSREF_CTRL Register Field Descriptions (continued)

7.5.2.15 SYSREF_POS Register (Address = 90h) [reset = 0h]

SYSREF_POS is shown in Figure 7-39 and described in Table 7-25.

Return to the [Summary Table.](#page-73-0)

SYSREF Capture Position (read-only)

Table 7-25. SYSREF_POS Register Field Descriptions

7.5.2.16 DP_EN Register (Address = 100h) [reset = 00h]

DP_EN is shown in Figure 7-40 and described in [Table 7-26.](#page-82-0)

Return to the [Summary Table.](#page-73-0)

Datapath Enable (default: 0x00)

Figure 7-40. DP_EN Register

Table 7-26. DP_EN Register Field Descriptions

7.5.2.17 CH_CFG Register (Address = 101h) [reset = 02h]

CH_CFG is shown in Figure 7-41 and described in Table 7-27.

Return to the [Summary Table.](#page-73-0)

Channel Configuration (default: 0x02).

Note: This register should only be changed when DP_EN=0.

Note: When neither DAC is using LVDS as the source, LVDS_MODE and DCM_EN are still used to determine the max DACCLK rate. See [Table 7-3](#page-60-0). Note: Enabling transmission while LVDS_MODE=2 && DCM_EN=1 will result in undefined behavior.

Figure 7-41. CH_CFG Register

Table 7-27. CH_CFG Register Field Descriptions

7.5.2.18 LVDS_CFG Register (Address = 106h) [reset = 00h]

LVDS_CFG is shown in Figure 7-42 and described in [Table 7-28.](#page-83-0)

Return to the [Summary Table.](#page-73-0)

LSB Strobe Control (default: 0x00)

Figure 7-42. LVDS_CFG Register

Figure 7-42. LVDS_CFG Register (continued)

Table 7-28. LVDS_CFG Register Field Descriptions

7.5.2.19 LVDS_TERM Register (Address = 107h) [reset = 01h]

LVDS TERM is shown in Figure 7-43 and described in Table 7-29.

Return to the [Summary Table.](#page-73-0)

LVDS Termination Configuration (default: 0x01)

Figure 7-43. LVDS_TERM Register

Table 7-29. LVDS_TERM Register Field Descriptions

7.5.2.20 DITH_EN Register (Address = 140h) [reset = 00h]

DITH EN is shown in Figure 7-44 and described in Table 7-30.

Return to the [Summary Table.](#page-73-0)

DAC Dither Enable (default: 0x00).

Note: Changes to this register may only be made while TXENABLE (ball or register) for the channels being reconfigured is low.

Figure 7-44. DITH_EN Register

Table 7-30. DITH_EN Register Field Descriptions

Table 7-30. DITH_EN Register Field Descriptions (continued)

7.5.2.21 MXMODE Register (Address = 160h) [reset = 00h]

MXMODE is shown in Figure 7-45 and described in Table 7-31.

Note: This register should only be changed when DP EN=0.

Note: Enabling transmission while DCM_EN=0 && (MXMODE_A=3 || MXMODE_B=3) will result in undefined behavior.

Return to the [Summary Table.](#page-73-0)

DAC Pulse Mode (default: 0x00)

Figure 7-45. MXMODE Register

Table 7-31. MXMODE Register Field Descriptions

7.5.2.22 COARSE_CUR Register (Address = 170h) [reset = 00h]

COARSE_CUR is shown in Figure 7-46 and described in [Table 7-32.](#page-85-0)

Return to the [Summary Table.](#page-73-0)

Coarse Current Control (DAC A and B) (default: 0x00)

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 85

Table 7-32. COARSE_CUR Register Field Descriptions

7.5.2.23 CUR_A Register (Address = 171h) [reset = 9Fh]

CUR_A is shown in Figure 7-47 and described in Table 7-33.

Return to the [Summary Table.](#page-73-0)

Current Control for DAC A (default: 0x9f)

Figure 7-47. CUR_A Register

Table 7-33. CUR_A Register Field Descriptions

7.5.2.24 CUR_B Register (Address = 172h) [reset = 9Fh]

CUR_B is shown in Figure 7-48 and described in Table 7-34.

Return to the [Summary Table.](#page-73-0)

Current Control for DAC B (default: 0x9f)

Figure 7-48. CUR_B Register

Table 7-34. CUR_B Register Field Descriptions

7.5.2.25 SPIDAC_CHG_BLK Register (Address = 180h) [reset = 00h]

SPIDAC_CHG_BLK is shown in [Figure 7-49](#page-86-0) and described in [Table 7-35.](#page-86-0)

Return to the [Summary Table.](#page-73-0)

SPIDAC Change Block (default: 0x00)

Table 7-35. SPIDAC_CHG_BLK Register Field Descriptions

7.5.2.26 SPIDAC_VALUE Register (Address = 181h) [reset = 0000h]

SPIDAC_VALUE is shown in Figure 7-50 and described in Table 7-36.

Return to the [Summary Table.](#page-73-0)

Sample value for SPIDAC Mode (default: 0x0000)

Figure 7-50. SPIDAC_VALUE Register

Table 7-36. SPIDAC_VALUE Register Field Descriptions

7.5.2.27 SHUNTREG_EN Register (Address = 1A0h-1A1h) [reset = 0000h]

SHUNTREG_EN is shown in Figure 7-51 and described in [Table 7-37](#page-87-0).

Return to the [Summary Table.](#page-73-0)

Enable Shunt Regulators (default: 0x0000). Recommended setting used in device characterization is 0x0FFF.

Figure 7-51. SHUNTREG_ EN Register

Figure 7-51. SHUNTREG_ EN Register

Table 7-37. SHUNTREG_EN Register Field Descriptions

7.5.2.28 FIFO_DLY Register (Address = 200h) [reset = 0h]

FIFO_DLY is shown in Figure 7-52 and described in Table 7-38.

Return to the [Summary Table.](#page-73-0)

FIFO Delay (default: 0x08)

Figure 7-52. FIFO_DLY Register

Table 7-38. FIFO_DLY Register Field Descriptions

7.5.2.29 FIFO_DLY_R0 Register (Address = 210h) [reset = 0h]

FIFO_DLY_R0 is shown in Figure 7-53 and described in Table 7-39.

Return to the [Summary Table.](#page-73-0)

Current FIFO Delay for FIFO0 (read-only)

Figure 7-53. FIFO_DLY_R0 Register

Table 7-39. FIFO_DLY_R0 Register Field Descriptions

7.5.2.30 FIFO_DLY_R1 Register (Address = 211h) [reset = 0h]

FIFO_DLY_R1 is shown in Figure 7-54 and described in Table 7-40.

Return to the [Summary Table.](#page-73-0)

Current FIFO Delay for FIFO1 (read-only)

Figure 7-54. FIFO_DLY_R1 Register

Table 7-40. FIFO_DLY_R1 Register Field Descriptions

7.5.2.31 FIFO_DLY_R2 Register (Address = 212h) [reset = 0h]

FIFO_DLY_R2 is shown in Figure 7-55 and described in [Table 7-41.](#page-89-0)

Return to the [Summary Table.](#page-73-0)

Current FIFO Delay for FIFO2 (read-only)

Figure 7-55. FIFO_DLY_R2 Register

Table 7-41. FIFO_DLY_R2 Register Field Descriptions

7.5.2.32 FIFO_DLY_R3 Register (Address = 213h) [reset = 0h]

FIFO_DLY_R3 is shown in Figure 7-56 and described in Table 7-42.

Return to the [Summary Table.](#page-73-0)

Current FIFO Delay for FIFO3 (read-only)

Table 7-42. FIFO_DLY_R3 Register Field Descriptions

7.5.2.33 FIFO_ALIGN Register (Address = 220h) [reset = 0h]

FIFO_ALIGN is shown in Figure 7-57 and described in Table 7-43.

Return to the [Summary Table.](#page-73-0)

FIFO Alignment Control (default: 0x00)

Figure 7-57. FIFO_ALIGN Register

Table 7-43. FIFO_ALIGN Register Field Descriptions

Table 7-43. FIFO_ALIGN Register Field Descriptions (continued)

7.5.2.34 NCO_SYNC Register (Address = 300h) [reset = 00h]

NCO SYNC is shown in Figure 7-58 and described in Table 7-44.

Return to the [Summary Table.](#page-73-0)

NCO Sync Source Select (default: 0x00)

Note: This register should only be changed when NCO_EN=0.

Note: You cannot use the same SYSREF edge to align the FIFO and to sync the NCO since FIFO alignment requires NCO_EN=0.

Figure 7-58. NCO_SYNC Register

Table 7-44. NCO_SYNC Register Field Descriptions

Table 7-44. NCO_SYNC Register Field Descriptions (continued)

7.5.2.35 NCO_SPISEL Register (Address = 301h) [reset = 0000h]

NCO SPISEL is shown in Figure 7-59 and described in Table 7-45.

Note: This register should only be changed when NCO_EN=0 or NCO_CHG_BLK=1.

Return to the [Summary Table.](#page-73-0)

NCO Fast-Frequency Hopping Frequency Selection (default: 0x0000)

Table 7-45. NCO_SPISEL Register Field Descriptions

7.5.2.36 NCO_BANKCFG Register (Address = 303h) [reset = 00h]

NCO_BANKCFG is shown in Figure 7-60 and described in [Table 7-46.](#page-92-0)

Note: This register should only be changed when NCO_EN=0 or NCO_CHG_BLK=1.

Return to the [Summary Table.](#page-73-0)

NCO Bank Configuration (default: 0x00)

Figure 7-60. NCO_BANKCFG Register

Figure 7-60. NCO_BANKCFG Register (continued)

RESERVED NCO_BANKCFG

R/W-0h R/W-0h

Table 7-46. NCO_BANKCFG Register Field Descriptions

7.5.2.37 NCO_EN Register (Address = 308h) [reset = 00h]

NCO_EN is shown in Figure 7-61 and described in Table 7-47.

Return to the [Summary Table.](#page-73-0)

NCO Enable (default: 0x00)

Figure 7-61. NCO_EN Register

Table 7-47. NCO_EN Register Field Descriptions

7.5.2.38 SPI_SYNC Register (Address = 310h) [reset = 00h]

SPI_SYNC is shown in Figure 7-62 and described in Table 7-48.

Return to the [Summary Table.](#page-73-0)

SPI Sync (default: 0x00)

Figure 7-62. SPI_SYNC Register

Table 7-48. SPI_SYNC Register Field Descriptions

Table 7-48. SPI_SYNC Register Field Descriptions (continued)

7.5.2.39 NCO_CHG_BLK Register (Address = 320h) [reset = 00h]

NCO_CHG_BLK is shown in Figure 7-63 and described in Table 7-49.

Return to the [Summary Table.](#page-73-0)

NCO Change Blocking (default: 0x00)

Figure 7-63. NCO_CHG_BLK Register

Table 7-49. NCO_CHG_BLK Register Field Descriptions

7.5.2.40 NCO_RAMPRATE Register (Address = 330h) [reset = 00h]

NCO_RAMPRATE is shown in Figure 7-64 and described in Table 7-50.

Note: If NCO_MODE=1 and both DACs use the NCO source and transmit_en_a != transmit_en_b, the rampup/ rampdown behavior is undefined.

Return to the [Summary Table.](#page-73-0)

NCO Ramp Rate Control (default: 0x00)

Figure 7-64. NCO_RAMPRATE Register

Table 7-50. NCO_RAMPRATE Register Field Descriptions

Table 7-50. NCO_RAMPRATE Register Field Descriptions (continued)

7.5.2.41 NCO_CONFIG Register (Address = 331h) [reset = 02h]

NCO_CONFIG is shown in Figure 7-65 and described in Table 7-51.

Note: This register should only be changed when TXENABLE (ball or register) is low.

Return to the [Summary Table.](#page-73-0)

NCO Configuration (default: 0x02)

Figure 7-65. NCO_CONFIG Register

Table 7-51. NCO_CONFIG Register Field Descriptions

7.5.2.42 NCO_GAIN_A Register (Address = 332h) [reset = 0003h]

NCO_GAIN_A is shown in Figure 7-66 and described in [Table 7-52.](#page-95-0)

Return to the [Summary Table.](#page-73-0)

Gain backoff for NCO A (default: 0x0003)

Figure 7-66. NCO_GAIN_A Register (continued)

7.5.2.43 NCO_GAIN_B Register (Address = 334h) [reset = 0003h]

NCO GAIN B is shown in Figure 7-67 and described in Table 7-53.

Return to the [Summary Table.](#page-73-0)

Gain backoff for NCO B (default: 0x0003)

Figure 7-67. NCO_GAIN_B Register

Table 7-53. NCO_GAIN_B Register Field Descriptions

7.5.2.44 FFH_FREQ_A[15:0] Register (Address = 400h) [reset = 0h]

FFH_FREQ_A[15:0] is shown in Figure 7-68 and described in Table 7-54.

Return to the [Summary Table.](#page-73-0)

Frequency Word for Fast-Frequency Hopping (default: {16{0x00000000}}). The FFH setting for NCO_SEL_A=0 will be at the lowest address, and then increment by $4[*]$ n for NCO_SEL_A = n.

Figure 7-68. FFH_FREQ_A[15:0] Register

7.5.2.45 FFH_FREQ_B[15:0] Register (Address = 440h) [reset = 0h]

FFH_FREQ_B[15:0] is shown in Figure 7-69 and described in Table 7-55.

Return to the [Summary Table.](#page-73-0)

Frequency Word for Fast-Frequency Hopping (default: {16{0x00000000}}). The FFH setting for NCO_SEL_B=0 will be at the lowest address, and then increment by $4[*]$ n for NCO_SEL_B = n.

Figure 7-69. FFH_FREQ_B[15:0] Register

Table 7-55. FFH_FREQ_B[15:0] Register Field Descriptions

7.5.2.46 FFH_PHASE_A[15:0] Register (Address = 480h) [reset = 0h]

FFH_PHASE_A[15:0] is shown in Figure 7-70 and described in Table 7-56.

Return to the [Summary Table.](#page-73-0)

Phase Word for Fast-Frequency Hopping (default: {16{0x0000}}). The FFH setting for NCO_SEL_A=0 will be at the lowest address, and then increment by $2[*]$ n for NCO_SEL_A = n.

Figure 7-70. FFH_PHASE_A[15:0] Register

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 97

Figure 7-70. FFH_PHASE_A[15:0] Register (continued)

FFH_PHASE_A

R/W-0h

Table 7-56. FFH_PHASE_A[15:0] Register Field Descriptions

7.5.2.47 FFH_PHASE_B[15:0] Register (Address = 4A0h) [reset = 0h]

FFH_PHASE_B[15:0] is shown in Figure 7-71 and described in Table 7-57.

Return to the [Summary Table.](#page-73-0)

Phase Word for Fast-Frequency Hopping (default: {16{0x0000}}). The FFH setting for NCO_SEL_B=0 will be at the lowest address, and then increment by $2[*]$ n for NCO_SEL_B = n.

Table 7-57. FFH_PHASE_B[15:0] Register Field Descriptions

7.5.2.48 TS_TEMP Register (Address = 700h) [reset = 0h]

TS TEMP is shown in Figure 7-72 and described in [Table 7-58.](#page-98-0)

Return to the [Summary Table.](#page-73-0)

Temperature Reading in Celsius (read-only)

Figure 7-72. TS_TEMP Register

Table 7-58. TS_TEMP Register Field Descriptions

7.5.2.49 TS_SLEEP Register (Address = 701h) [reset = 00h]

TS_SLEEP is shown in Figure 7-73 and described in Table 7-59.

Return to the [Summary Table.](#page-73-0)

Temperature Sensor Sleep (default: 0x00)

Table 7-59. TS_SLEEP Register Field Descriptions

7.5.2.50 IOTEST_CFG Register (Address = 710h) [reset = 00h]

IOTEST CFG is shown in Figure 7-74 and described in Table 7-60.

Return to the [Summary Table.](#page-73-0)

IOTEST Configuration (default: 0x00)

Figure 7-74. IOTEST_CFG Register

Table 7-60. IOTEST_CFG Register Field Descriptions

Table 7-60. IOTEST_CFG Register Field Descriptions (continued)

7.5.2.51 IOTEST_CTRL Register (Address = 711h) [reset = 00h]

IOTEST CTRL is shown in Figure 7-75 and described in Table 7-61.

Return to the [Summary Table.](#page-73-0)

IOTEST Control (default: 0x00)

Figure 7-75. IOTEST_CTRL Register

Table 7-61. IOTEST_CTRL Register Field Descriptions

7.5.2.52 IOTEST_SUM Register (Address = 712h) [reset = 0h]

IOTEST_SUM is shown in Figure 7-76 and described in Table 7-62.

Return to the [Summary Table.](#page-73-0)

IOTEST Status (read-only)

Figure 7-76. IOTEST_SUM Register

Table 7-62. IOTEST_SUM Register Field Descriptions

7.5.2.53 IOTEST_PAT[7:0] Register (Address = 720h) [reset = 0h]

IOTEST_PAT[7:0] is shown in Figure 7-77 and described in Table 7-63.

Return to the [Summary Table.](#page-73-0)

IOTEST Pattern Memory (default: {8{0x0000}}).

This is the 8-word pattern memory containing the 16-bit words for the LVDS IOTEST. The first sample of the frame should be at the lowest address.

Each of the 8 words has this format:

Figure 7-77. IOTEST_PAT[7:0] Register

Table 7-63. IOTEST_PAT[7:0] Register Field Descriptions

7.5.2.54 IOTEST_STAT0 Register (Address = 750h) [W1C, reset = NA]

IOTEST_STAT0 is shown in Figure 7-78 and described in Table 7-64.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank0 Failure Status

Figure 7-78. IOTEST_STAT0 Register

Table 7-64. IOTEST_STAT0 Register Field Descriptions

7.5.2.55 IOTEST_STAT1 Register (Address = 752h) [W1C, reset = NA]

IOTEST_STAT1 is shown in [Figure 7-79](#page-101-0) and described in [Table 7-65.](#page-101-0)

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 101

Return to the [Summary Table.](#page-73-0)

IOTEST Bank1 Failure Status

Table 7-65. IOTEST_STAT1 Register Field Descriptions

7.5.2.56 IOTEST_STAT2 Register (Address = 754h) [W1C, reset = NA]

IOTEST_STAT2 is shown in Figure 7-80 and described in Table 7-66.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank2 Failure Status (write-to-clear)

Figure 7-80. IOTEST_STAT2 Register

Table 7-66. IOTEST_STAT2 Register Field Descriptions

7.5.2.57 IOTEST_STAT3 Register (Address = 756h) [reset = 0h]

IOTEST STAT3 is shown in Figure 7-81 and described in [Table 7-67.](#page-102-0)

Return to the [Summary Table.](#page-73-0)

IOTEST Bank3 Failure Status (write-to-clear)

102 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* Copyright © 2022 Texas Instruments Incorporated

Figure 7-81. IOTEST_STAT3 Register (continued)

IOTEST_MISS3[7:0]

W1C

Table 7-67. IOTEST_STAT3 Register Field Descriptions

7.5.2.58 IOTEST_CAP0[7:0] Register (Address = 760h) [read only, reset = NA]

IOTEST_CAP0[7:0] is shown in Figure 7-82 and described in Table 7-68.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank0 Capture Memory (read-only)

This is the 8-word capture memory containing the 13-bit captured words from the bank. If the test was run with [IOTEST_CONT](#page-98-0) = 0 and [IOTEST_MISS0](#page-100-0) != 0, this memory will contain the captured frame with the error. Since it contains the entire frame, more than one error may be present. The first sample of the frame will be at the lowest address.

Note: The capture memory should only be read while $IOTEST_RUN[0] = 0$.

Table 7-68. IOTEST_CAP0[7:0] Register Field Descriptions

7.5.2.59 IOTEST_CAP1[7:0] Register (Address = 770h) [reset = 0h]

IOTEST CAP1[7:0] is shown in Figure 7-83 and described in Table 7-69.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank1 Capture Memory (read-only)

This is the 8-word capture memory containing the 13-bit captured words from the bank. If the test was run with [IOTEST_CONT](#page-98-0) = 0 and [IOTEST_MISS0](#page-100-0) != 0, this memory will contain the captured frame with the error. Since it contains the entire frame, more than one error may be present. The first sample of the frame will be at the lowest address.

Note: The capture memory should only be read while [IOTEST_RUN](#page-99-0)[1] = 0 .

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 103

Table 7-69. IOTEST_CAP1[7:0] Register Field Descriptions

7.5.2.60 IOTEST_CAP2[7:0] Register (Address = 780h) [reset = 0h]

IOTEST CAP2[7:0] is shown in Figure 7-84 and described in Table 7-70.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank2 Capture Memory (read-only)

This is the 8-word capture memory containing the 13-bit captured words from the bank. If the test was run with [IOTEST_CONT](#page-98-0) = 0 and [IOTEST_MISS2](#page-100-0) != 0, this memory will contain the captured frame with the error. Since it contains the entire frame, more than one error may be present. The first sample of the frame will be at the lowest address.

Figure 7-84. IOTEST_CAP2[7:0] Register

Note: The capture memory should only be read while [IOTEST_RUN](#page-99-0)[2] = 0.

Table 7-70. IOTEST_CAP2[7:0] Register Field Descriptions

7.5.2.61 IOTEST_CAP3[7:0] Register (Address = 790h) [reset = 0h]

IOTEST CAP3[7:0] is shown in Figure 7-85 and described in Table 7-71.

Return to the [Summary Table.](#page-73-0)

IOTEST Bank3 Capture Memory (read-only)

This is the 8-word capture memory containing the 13-bit captured words from the bank. If the test was run with [IOTEST_CONT](#page-98-0) = 0 and [IOTEST_MISS3](#page-100-0) != 0, this memory will contain the captured frame with the error. Since it contains the entire frame, more than one error may be present. The first sample of the frame will be at the lowest address.

Note: The capture memory should only be read while [IOTEST_RUN](#page-99-0)[3] = 0.

Table 7-71. IOTEST_CAP3[7:0] Register Field Descriptions

7.5.2.62 SYNC_STATUS Register (Address = 800h) [W1C, reset = NA]

SYNC_STATUS is shown in Figure 7-86 and described in Table 7-72.

Return to the [Summary Table.](#page-73-0)

Synchronization Status (default: 0x00)

Figure 7-86. SYNC_STATUS Register

Table 7-72. SYNC_STATUS Register Field Descriptions

7.5.2.63 FIFO_ALM Register (Address = 820h) [W1C, reset = NA]

FIFO_ALM is shown in Figure 7-87 and described in [Table 7-73](#page-105-0).

Note: These registers will only detect alarms on input data transitions. Constant input data will not produce alarms.

Return to the [Summary Table.](#page-73-0)

FIFO Alarm Status (default: 0x00)

Figure 7-87. FIFO_ALM Register

Table 7-73. FIFO_ALM Register Field Descriptions

7.5.2.64 LVDS_ALM Register (Address = 821h) [W1C, reset = NA]

LVDS_ALM is shown in Figure 7-88 and described in Table 7-74.

Return to the [Summary Table.](#page-73-0)

LVDS Strobe Alarm (default: 0x00)

Figure 7-88. LVDS_ALM Register

Table 7-74. LVDS_ALM Register Field Descriptions

7.5.2.65 SYS_ALM Register (Address = 822h) [W1C, reset = NA]

SYS ALM is shown in Figure 7-89 and described in Table 7-75.

Return to the [Summary Table.](#page-73-0)

System Alarm Status (default: 0x00)

Figure 7-89. SYS_ALM Register

Table 7-75. SYS_ALM Register Field Descriptions

Table 7-75. SYS_ALM Register Field Descriptions (continued)

7.5.2.66 ALM_MASK Register (Address = 823h) [reset = 00h]

ALM_MASK is shown in Figure 7-90 and described in Table 7-76.

Return to the [Summary Table.](#page-73-0)

Alarm Mask (default: 0x00)

Figure 7-90. ALM_MASK Register

Table 7-76. ALM_MASK Register Field Descriptions

7.5.2.67 MUTE_MASK Register (Address = 824h) [reset = 07h]

MUTE_MASK is shown in Figure 7-91 and described in Table 7-77.

Return to the [Summary Table.](#page-73-0)

DAC Mute Mask (default: 0x07)

Figure 7-91. MUTE_MASK Register

Table 7-77. MUTE_MASK Register Field Descriptions

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SBAS649B&partnum=DAC12DL3200)* 107

7.5.2.68 FUSE_STATUS Register (Address = 900h) [reset = 00h]

FUSE_STATUS is shown in Figure 7-92 and described in Table 7-78.

Return to the [Summary Table.](#page-73-0)

Fuse Status (default: variable)

Figure 7-92. FUSE_STATUS Register

Table 7-78. FUSE_STATUS Register Field Descriptions

7.5.2.69 SYSREF_PS_EN Register (Address = B02h) [reset = 0x00]

SYSREF_PS_EN is shown in Figure 7-93 and described in Table 7-79. This function is only available for CHIP_VERSION=2.

Return to the [Summary Table.](#page-73-0)

SYSREF_PS_EN (default: 0x00)

Figure 7-93. SYSREF_PS_EN Register

Table 7-79. SYSREF_PS_EN Register Field Descriptions

TRUMENTS

Table 7-79. SYSREF_PS_EN Register Field Descriptions (continued)

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Startup Procedure with LVDS Input

The list below is the startup procedure when using the LVDS input:

- 1. Start the DEVCLK
- 2. Apply power per the order in the power sequence section
- 3. Assert Reset
- 4. De-assert Reset Fuse ROM load will automatically begin
- 5. Program part configuration ([CH_CFG](#page-82-0), [DCM_EN](#page-79-0), MXMODE *, etc.)
- 6. Wait for Fuse ROM load to complete ([FUSE_DONE](#page-107-0) =1)
- 7. Apply LVDS signals (and SYSREF if used) to inputs. This may have been done at any earlier point if desired, but must be stable by here.
- 8. Set DP EN =1
- 9. Clear LVDS CLK ALM & STROBE ALM
- 10. Synchronize the system
	- a. If using LVDS Strobes for alignment:
		- i. Set LVDS STROBE_ALIGN =1
		- ii. Wait for LVDS STROBE DET =1
	- b. If using SYSREF for alignment:
		- i. See [SYSREF Windowing](#page-68-0) to enable and align synchronous SYSREF capturing.
		- ii. Set **[SYSREF_ALIGN_EN](#page-89-0)** =1
		- iii. Wait for **SYSREF** DET =1
		- iv. Set [SYSREF_ALIGN_EN](#page-89-0) =0
- 11. Configure FIFO DLY (this may be done early but should be complete by here)
- 12. Clear all SYS ALM bits
- 13. Wait for 100 DACCLK cycles for corrupted data to be flushed.
- 14. Enable Transmission using the TXENABLE pin or TXEN A/B registers.

8.1.2 Startup Procedure With NCO Operation

The following list is the startup procedure in NCO only mode:

- 1. Start the DEVCLK
- 2. Apply power
- 3. Assert Reset
- 4. De-assert Reset Fuse ROM load will automatically begin
- 5. Program part configuration ([CH_CFG](#page-82-0), [DCM_EN](#page-79-0), MXMODE *, etc.) including the desired NCO configuration. Programming frequency and phase settings does not require using [NCO_CHG_BLK](#page-93-0) as long as NCO EN =0.
- 6. Wait for Fuse ROM load to complete (FUSE DONE =1)
- 7. Apply SYSREF (if used) to inputs. This may have been done at any earlier point if desired, but must be stable by here.
- 8. Set DP_EN
- 9. If using LVDS inputs, clear [LVDS_CLK_ALM](#page-105-0) & [STROBE_ALM](#page-105-0)
- 10. Synchronize the system

- a. If using LVDS Strobes for alignment:
	- i. Set LVDS STROBE_ALIGN
	- ii. Wait for LVDS STROBE DET =1
- b. If using SYSREF for alignment
	- i. See [SYSREF Windowing](#page-68-0) to enable and align synchronous SYSREF capturing.
	- ii. Set SYSREF_ALIGN_EN
	- iii. Wait for [SYSREF_DET](#page-104-0) =1
	- iv. Clear **SYSREF_ALIGN_EN**
- 11. If using only the NCO, it is possible to continue without synchronization if no synchronization is desired.
- 12. Configure FIFO DLY (this may be done early but should be complete by here)
- 13. Set [NCO_EN](#page-92-0)
- 14. Synchronize the NCO accumulators using the method selected in [NCO_SYNC_SRC](#page-90-0).
- 15. Clear all SYS ALM bits
- 16. Wait for 100 DACCLK cycles for corrupted data to be flushed.
- 17. Enable Transmission using the TXENABLE pin or TXEN A/B registers.

When operating only the NCO (no LVDS), the part will automatically run at some unknown alignment without aligning to SYSREF. If SYSREF alignment is desired, the user should align to SYSREF before setting [NCO_EN](#page-92-0) $= 1.$

8.1.3 Interface Test Pattern and Timing Verification

The device provides the ability for the user to provide a repeating 8-sample sequence on the LVDS inputs and verify that the data can be properly received. It also provides debug facilities to help the user determine where the failures are occurring.

The test can be run both stop-on-fail (which allows the user to read the failing data frame to see what bits are failing and at what point in the pattern) or continue-on-fail (which allows the user to get a quick overview of which datalines are having problems).

Individual LVDS banks can be masked allowing the user to capture failures on selected banks.

- 1. Start the DEVCLK
- 2. Apply power
- 3. Assert Reset
- 4. De-assert Reset Fuse ROM load will automatically begin
- 5. Configure [CH_CFG](#page-82-0) and [DCM_EN](#page-79-0) according to the desired mode of operation. Only LVDS banks that are used in the selected mode will be tested.
- 6. Start LVDS data into the part using the proper strobe period. Note that it is possible to use either the LSB strobe or the dedicated strobe pin. If using the LSB strobe, set SYNCB low (using either the pin or the register bit).
- 7. Set [DP_EN=](#page-81-0)1
- 8. Synchronize the system
	- a. If using LVDS Strobes for alignment:
		- i. Set LVDS STROBE_ALIGN=1
		- ii. Wait for LVDS STROBE DET=1
	- b. If using SYSREF for alignment
		- i. See SYSREF Windowing to enable and align synchronous SYSREF capturing.
		- ii. Set [SYSREF_ALIGN_EN=](#page-89-0)1
		- iii. Wait for [SYSREF_DET](#page-104-0)=1
		- iv. Set [SYSREF_ALIGN_EN=](#page-89-0)0
- 9. Check [LVDS_STROBE_DET](#page-104-0) to ensure all the required LVDS strobes have been detected. Be sure to reset the bits before reading them. (Note that it is still possible to run the IOTEST if some strobes are not working. To do this, ensure that SYSREF is not being used so the FIFO does not corrupt the data. Then continue performing the test. The test will likely fail, but will provide visibility into what is occurring on the strobe line.)
- 10. Configure [FIFO_DLY](#page-87-0) (this may be done early but should be complete by here)
- 11. Configure the IOTEST data patterns in [IOTEST_PAT](#page-100-0), and [IOTEST_CONT](#page-98-0).
- 12. Set [IOTEST_STRB_LOCK](#page-98-0)=1 (if desired).
- 13. If using an LSB strobe and the pattern tests the LSb in data operation, set LSB SYNC=0 and sync n=1.
- 14. Set **IOTEST** EN=1
- 15. Enable Transmission using txenable or [TXEN_A/B](#page-78-0).
- 16. Start the test using [IOTEST_TRIG](#page-99-0).
- 17. If [IOTEST_CONT](#page-98-0) = 0, monitor [IOTEST_RUN](#page-99-0) until the test stops and then inspect the results. If [IOTEST_CONT](#page-98-0) = 1, monitor the faults using [IOTEST_SUM](#page-99-0) or IOTEST_MISS* fields in registers [IOTEST_STAT0](#page-100-0) - [IOTEST_STAT3.](#page-101-0)

8.2 Typical Application

The DAC12DL3200 can be used in a wide range of applications including radar, electronic warfare, satellite communications, test equipment (communications testers and arbitrary waveform generators) and softwaredefined radios (SDRs).

The low latency of the DAC12DL3200, in combination with the low latency ADC12DL3200, make it particularly suitable for electronic warfare applications where a fast return of the pulse is important to as closely match the reflected pulse in time. [Figure 8-1](#page-112-0) shows a block diagram for an electronic warfare digital radio. The received radio pulse (after amplification) is input to the ADC12DL3200, the digital signal transferred to the FPGA for

digital signal processing (for example frequency or delay shifting), and output by the DAC12DL3200 at the same frequency as the input to the ADC. The DAC and ADC are clocked by the LMK04828.

Figure 8-1. System Block Diagram for a Electronics Warfare Digital Radio

8.2.1 Design Requirements

The system parameters for an example low latency digital radio is listed in Table 8-1.

Table 8-1. Digital Radio System Parameters

8.2.2 Detailed Design Procedure

The design operates in 2nd Nyquist zone for the DAC and ADC with a sample rate of 3.2 GSPS (3.2 GHz clock). The DAC is used in RF mode to enhance 2nd Nyquist zone output power. A frequency range of 2.0 to 2.8 GHz is reasonable for design of the Nyquist filter at the ADC input.

The ADC and DAC use the same LMK04828 clock source, which is important for cancellation of the clock phase noise between the ADC input and DAC output. A Xilinx XCKU060 Kintex® UltraScale™ FPGA is used for the FPGA to loopback data from the ADC12DL3200 to DAC12DL3200. No signal processing is included in the FPGA firmware, as that is beyond the scope of this example.

8.2.3 Application Curves

A linear frequency chirp signal with 200 MHz BW, 146.5 MHz/μs and 1.36 μs repetition rate centered at 2.4 GHz was input to the ADC12DL3200. Analog input signal is shown in Figure 8-2. The signal after loopback at the DAC12DL3200 output is shown in Figure 8-3, and matches well the analog input.

The DAC12DL3200 and ADC12DL3200 latency depend on mode and are 30.5 clock cycles for the DAC and 26 clock cyles for the ADC. At 3.2 GHz, one clock period is 313 ps and therefore the total DAC and ADC latency is 17.7 ns. The latency through the FPGA depends on the FPGA firmware. With significant optimization, a latency of < 20 ns (without signal processing) is possible. To demonstrate an optimized latency, the ADC MSB output was looped back to the DAC MSB input with an latency optimized FPGA firmware. Figure 8-4 shows the ADC input to DAC output, with a latency of 32.6 ns, meeting the system design requirement.

Figure 8-4. ADC Input to DAC Output Time for MSB loopback test.

8.3 Power Supply Recommendations

The device requires three different power-supply voltages. 1.8 VDC is required for the VDDA18A, VDDA18B, VDDCLK18, VDDIO, and VDDSYS18 power buses, 1.0 VDC is required for the VDDCLK10, VDDDIG, VDDEA, VDDEB, VDDHAF, VDDL2A and VDDL2B power buses and -1.8 VDC is required for the VEEAM18 and VEEBM18 power buses.

The recommended power-supply architecture uses high-efficiency switching converters to step down the voltage from a higher rail, followed by a second stage of regulation to provide switching noise reduction and improved voltage accuracy.

TI WEBENCH® Power Designer can be used to select and design the individual power-supply elements needed: see the [WEBENCH® Power Designer](http://www.ti.com/lsds/ti/analog/webench/power.page)

Recommended switching regulators for the first stage include the [TPS82084](https://www.ti.com/product/TPS82084) and similar devices.

Recommended low dropout (LDO) linear regulators include the [TPS7A91](https://www.ti.com/product/TPS7A91) and similar devices.

Recommended dual positive and negative low dropout (LDO) linear regulator with an integral charge pump include the [LM27762](https://www.ti.com/product/LM27762) and similar devices.

The switcher output should use a filter designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Make a note of the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed.

Do not share VDDDIG with the analog supply voltages in order to prevent digital switching noise from coupling into the analog signal chain. If some supplies are shared, apply careful power supply filtering to limit digital noise at the analog supply pins.

Several power buses can be combined to use a common regulator when using some type of isolation.

8.3.1 Power Up and Down Sequence

At power up and down, the supplies (including the VOUTA+/- and VOUTB+/- bias voltages) can be applied in any order as long as the cumulative time in a state where only some supplies are active is less than one year.

8.4 Layout

8.4.1 Layout Guidelines

There are many critical signals that require specific care during board design:

- 1. Analog output signals
- 2. CLK and SYSREF
- 3. LVDS data inputs at up to 1.6 Gbps
- 4. Power connections
- 5. Ground connections

Items 1 and 2 must be routed for excellent signal quality at high frequencies. Use the following general practices for these signals:

- 1. Route using loosely coupled 100-Ω differential traces. This routing minimizes impact of corners and length matching serpentines on pair impedance.
- 2. Provide adequate pair-to-pair spacing to minimize crosstalk.
- 3. Provide adequate ground plane pour spacing to minimize coupling with the high-speed traces.
- 4. Use smoothly radiused corners. Avoid 45- or 90-degree bends.
- 5. Incorporate ground plane cutouts at component landing pads to avoid impedance discontinuities at these locations. Cutout below the landing pads on one or multiple ground planes to achieve a pad size or stackup height that achieves the needed 50-Ω, single-ended impedance.
- 6. Avoid routing traces near irregularities in the reference ground planes. Irregularities include ground plane clearances associated with power and signal vias and through-hole component leads.
- 7. Provide symmetrically located ground tie vias adjacent to any high-speed signal vias.
- 8. When high-speed signals must transition to another layer using vias, transition as far through the board as possible (top to bottom is best case) to minimize via stubs on top or bottom of the vias. If layer selection is not flexible, use back-drilled or buried, blind vias to eliminate stubs.

The LVDS data inputs must be routed with sufficient signal quality using the following general practices:

- 1. Route using tightly coupled 100-Ω differential traces to minimize the routing area and decrease crosstalk between adjacent data pairs.
- 2. Use smoothly radiused corners or 45-degree bends. Avoid 90-degree bends.
- 3. Avoid routing traces near irregularities in the reference ground planes. Irregularities include ground plane clearances associated with power and signal vias and through-hole component leads.
- 4. Provide symmetrically located ground tie vias adjacent to any high-speed signal vias.
- 5. Data, clock, and strobe pairs must be sufficiently delay matched to provide adequate timing margin at the receiver. If routing on multiple layers, trace lengths must be compensated for the delay mismatch introduced by the effective dielectric constant of each layer.

In addition, TI recommends performing signal quality simulations of the critical signal traces before committing to fabrication. Perform insertion loss, return loss, and time domain reflectometry (TDR) evaluations. The power and ground connections for the device are also very important. These rules must be followed:

- 1. Provide low-resistance connection paths to all power and ground pins.
- 2. Use multiple power layers if necessary to access all pins.
- 3. Avoid narrow isolated paths that increase connection resistance.
- 4. Use a signal, ground, or power circuit board stackup to maximum coupling between the ground and power planes.

8.4.2 Layout Example

Figure 8-5 through [Figure 8-8](#page-119-0) provide examples of the critical traces routed on the device evaluation module (EVM).

Figure 8-5. Top (green traces) and Bottom (purple traces) Routing of DAC CLK and SYSREF

[DAC12DL3200](https://www.ti.com/product/DAC12DL3200) [SBAS649B](https://www.ti.com/lit/pdf/SBAS649) – JUNE 2021 – REVISED JUNE 2022 **www.ti.com**

Figure 8-6. DAC Output Channels Routed on Top Layer

[DAC12DL3200](https://www.ti.com/product/DAC12DL3200) [SBAS649B](https://www.ti.com/lit/pdf/SBAS649) – JUNE 2021 – REVISED JUNE 2022

Figure 8-7. PCB cutouts under output transformers T3 and T4 on layers 2 thru 5.

[DAC12DL3200](https://www.ti.com/product/DAC12DL3200) [SBAS649B](https://www.ti.com/lit/pdf/SBAS649) – JUNE 2021 – REVISED JUNE 2022 **www.ti.com**

Figure 8-8. LVDS input data routing on top and bottom layers

9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

9.3 Trademarks

UltraScale™ is a trademark of Xilinx. TI E2E™ is a trademark of Texas Instruments. Kintex® is a registered trademark of Xilinx. All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 23-Jun-2022

TEXAS NSTRUMENTS

www.ti.com 9-Aug-2022

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

PACKAGE OUTLINE

ALJ0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

ALJ0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ALJ0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGE OUTLINE

ACF0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Pb-Free die bump and solder ball.

EXAMPLE BOARD LAYOUT

ACF0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ACF0256A FCBGA - 3.31 mm max height

BALL GRID ARRAY

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated