

www.ti.com

PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER

FEATURES

- Serial Interface Technology
- Compatible With FlatLink™3G Such as SN65LVDS305
- Supports Video Interfaces up to 24-Bit RGB Data and 3 Control Bits Received Over One SubLVDS Differential Line
- SubLVDS Differential Voltage Levels
- Up to 405-Mbps Data Throughput
- Three Operating Modes to Conserve Power
 - Active mode QVGA: 17 mW
 - Typical Shutdown: 0.7 μW
 - Typical Standby Mode: 27 μW Typical
- Bus-Swap Function for PCB-Layout Flexibility
- ESD Rating > 4 kV (HBM)
- Pixel Clock Range of 4 MHz–15 MHz
- Failsafe on all CMOS Inputs
- Packaged in 5-mm × 5-mm MicroStar Junior μBGA[®] With 0,5-mm Ball Pitch
- Very Low EMI Meets SAE J1752/3 Kh-Spec

APPLICATIONS

- Small Low-Emission Interface Between Graphics Controller and LCD Display
- Mobile Phones and Smart Phones
- Portable Multimedia Players


DESCRIPTION

The SN65LVDS306 receiver deserializes FlatLink™3G-compliant serial input data to 27 parallel data outputs. The SN65LVDS306 receiver contains one shift register to load 30 bits from one serial input and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the channel parity error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the newly-received pixel. Instead, the last data word is held on the output bus for another clock cycle.

The serial data and clock are received via sub-low-voltage differential signalling (SubLVDS) lines. The SN65LVDS306 supports three operating power modes (shutdown, standby, and active) to conserve power.

When receiving, the PLL locks to the incoming clock CLK and generates an internal high-speed clock at the line rate of the data line. The data is serially loaded into a shift register using the internal high-speed clock. The deserialized data is presented on the parallel output bus with a recreation of the pixel clock, PCLK, generated from the internal high-speed clock. If no input CLK signal is present, the output bus is held static with PCLK and DE held low, while all other parallel outputs are pulled high.

The parallel (CMOS) output bus offers a bus-swap feature. The SWAP control pin controls the output pin order of the output pixel data to be either R[7:0]. G[7:0], B[7:0], VS, HS, DE or B[0:7], G[0:7], R[0:7], VS, HS, DE. This gives a PCB designer the flexibility to better match the bus to the LCD driver pinout or to put the receiver device on the top side or the bottom side of the PCB. The F/S control input selects between a slow CMOS bus output rise time for best EMI and power consumption and a fast CMOS output for increased speed or higher-load designs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments. µBGA is a registered trademark of Tessera, Inc.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The RXEN input can be used to put the SN65LVDS306 in a shutdown mode. The SN65LVDS306 enters an active standby mode if the common mode voltage of the CLK input becomes shifted to V_{DDLVDS} (e.g., transmitter releases CLK output into high-impedance). This minimizes power consumption without the need of switching an external control pin. The SN65LVDS306 is characterized for operation over ambient air temperatures of -40° C to 85°C. All CMOS and SubLVDS signals are 2-V tolerant with V_{DD} = 0 V. This feature allows signal powerup before V_{CC} is stabilized.

FUNCTIONAL BLOCK DIAGRAM




2



PINOUT - TOP VIEW

ZQE PACKAGE (TOP VIEW)



RGB Output pin assignment based on SWAP pin setting: SWAP = 0 / SWAP = 1

P0049-04



PINOUT - TOP VIEW (continued)

SWAP PIN FUNCTIONALITY

The SWAP pin allows the pcb designer to reverse the RGB bus, minimizing potential signal crossovers due to signal routing. The two drawings beneath show the RGB signal pin assignment based on the SWAP-pin setting.




Figure 1. Pinout With SWAP PIN = GND

Figure 2. Pinout With SWAP PIN = V_{DD}



PINOUT - TOP VIEW (continued)

Table 1. Pin Description

PIN	SWAP	SIGNAL	PIN	SWAP .	SIGNAL	PIN	SWAP	SIGNAL
A1	_	GND	C1	_	GND	F1	_	NC
4.0	L	R6	C2	_	V_{DD}	F2	_	V_{DDPLLD}
A2	Н	B1 C3 Unpopulated		F3	_	GND		
4.0	L	R4	C4	- V _{DD}		F4	_	GND
A3	Н	В3	C5	_	GND	F5	_	GND
	L	R2	C6	_	V_{DD}	F6	_	GND
A4	Н	B5	C7	_	GND	F7	_	V_{DD}
	L	R0	00	L	B7	F0	L	B1
A5	Н	B7	C8	Н	R0	- F8	Н	R6
	L	G6		L	B6		L	В0
A6	Н	G1	C9	Н	R1	F9	Н	R7
	L	G4	D1	_	NC	G1	_	NC
A7	Н	G3	D2	_	GND	G2	_	GND _{LVDS}
	L	G2	D3	_	GND	G3	_	GND
A8	Н	G5	D4	_	GND	G4	_	GND
A9	_	GND	D5	_	GND	G5	_	GND
	L	R7	D6	_	GND	G6	_	GND
B1	Н	B0	D7	_	V_{DD}	G7	_	V _{DD}
	L	R5	_	L	B5	G8	_	F/S
B2	Н	B2	D8	Н	R2	G9	_	PCLK
	L	R3		L	B4	H1	_	CPOL
B3	Н	B4	D9	Н	R3	H2	_	V _{DDLVDS}
	L	R1	E1	_	NC	H3	_	V _{DDPLLA}
B4	Н	B6	E2	_	GND _{PLLD}	H4	_	GND _{PLLA}
	L	G7	E3	_	GND	H5	_	V _{DDLVDS}
B5	Н	G0	E4	_	GND	H6	_	GND _{LVDS}
	L	G5	E5	_	GND	H7	_	GND
B6	Н	G2	E6	_	GND	H8	_	VS
	L	G3	E7	_	V_{DD}	H9	_	HS
B7	Н	G4		L	B3	J1	_	GND _{LVDS}
	L	G1	E8	Н	R4	J2	_	SWAP
B8	Н	G6		L	B2	J3	_	CLK+
_	L	G0	E9	Н	R5	J4	_	CLK-
B9	Н	G7			<u> </u>	J5	_	D+
	1					J6	_	D-
						J7	_	RXEN
						J8	_	DE
						J9	_	CPE



Table 2. TERMINAL FUNCTIONS

NAME	1/0	DESCRIPTION
D+, D-	0.441.//00:14	SubLVDS data link (active during normal operation)
CLK+, CLK-	SubLVDS in	SubLVDS input pixel clock; polarity is fixed.
R0-R7		Red-pixel data (8); pin assignment depends on SWAP pin setting.
G0-G7		Green-pixel data (8); pin assignment depends on SWAP pin setting.
B0-B7		Blue-pixel data (8); pin assignment depends on SWAP pin setting.
HS	CMOS out	Horizontal sync
VS		Vertical sync
DE		Data enable
PCLK		Output pixel clock; rising or falling clock polarity is selected by control input CPOL.
		Disables the CMOS Drivers and Turns Off the PLL, putting device in shutdown mode
	CMOS In	1 – Receiver enabled 0 – Receiver disabled (shutdown)
RXEN		Note: The RXEN input incorporates glitch suppression logic to avoid unwanted switching. The input must be pulled low for longer than 10 μ s continuously to force the receiver to enter shutdown. The input must be pulled high for at least 10 μ s continuously to activate the receiver. An input pulse shorter than 5 μ s is interpreted as a glitch and becomes ignored. At power up, the receiver is enabled immediately if RXEN = H and disabled if RXEN = L.
		Output clock polarity selection
CPOL		0 – rising edge clocking 1 – falling edge clocking
SWAP		Bus swap swaps the bus pins to allow device placement on top or bottom of PCB. See pinout drawing for pin assignments.
SWAP		0 – data output from R7B0 1 – data output from B0R7
		CMOS bus rise time select
F/S		1 – fast-output rise time 0 – slow-output rise time
CPE	CMOS out	Channel parity error This output indicates the detection of a parity error by generating an output high-pulse for half of a PCLK clock cycle; this allows counting parity errors with a simple counter.
		0 – no error high-pulse – bit error detected
V_{DD}		Supply voltage
GND		Supply ground
V_{DDLVDS}		SubLVDS I/O supply voltage
GND _{LVDS}	Power supply	SubLVDS ground
V _{DDPLLA}	Fower Supply	PLL analog supply voltage
GND _{PLLA}		PLL analog GND
V_{DDPLLD}		PLL digital supply voltage
GND_{PLLD}		PLL digital GND



FUNCTIONAL DESCRIPTION

Deserialization Mode

The SN65LVDS306 receives payload data over a single SubLVDS data pair, D. The PLL locks to the SubLVDS clock input and internally multiplies the clock by a factor of 30. The internal high-speed clock is used to shift in the data payload on D and to deserialize 30 bits of data. Figure 3 illustrates the timing and the mapping of the data payload into the 30-bit frame. The internal high-speed clock is divided by a factor of 30 to recreate the pixel clock, and the data payload with the pixel clock is presented on the output bus. The reserved bits and parity bit are not output. The PLL can lock to a clock that is in the range of 4 MHz through 15 MHz.




Figure 3. Data and Clock Input

POWER-DOWN MODES

The SN65LVDS306 receiver has two power-down modes to facilitate efficient power management.

SHUTDOWN MODE

A low input signal on the RXEN pin puts the SN65LVDS306 into shutdown mode. This turns off most of the receiver circuitry including the SubLVDS receivers, PLL, and deserializers. The SubLVDS differential-input resistance remains $100~\Omega$, and any input signal is ignored. All outputs hold a static output pattern:

$$R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.$$

The current draw in shutdown mode is nearly zero if the SubLVDS inputs are left open or pulled high.

STANDBY MODE

The SN65LVDS306 enters the standby mode when the SN65LVDS306 is not in shutdown mode but the SubLVDS clock-input common-mode voltage is above $0.9 \times V_{DDLVDS}$. The CLK input incorporates a pullup circuit to shift the SubLVDS clock-input common-mode voltage to V_{DDLVDS} in the absence of an input signal. All circuitry except the SubLVDS clock-input standby monitor is shut down. The SN65LVDS306 also enters the standby mode when the input clock frequency on the CLK input is less than 500 kHz. The SubLVDS input resistance remains 100 Ω , and any input signal on the data inputs D+ and D- is ignored. All outputs will hold a static output pattern:

$$R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.$$

The current drawn in standby mode is very low.

ACTIVE MODE

A high input signal on RXEN combined with a CLK input signal switching faster than 3 MHz and $V_{\rm ICM}$ smaller than 1.3 V forces the SN65LVDS306 into the active mode. Current consumption in the active mode depends on operating frequency and the number of data transitions in the data payload. CLK-input frequencies between 3 MHz and 4 MHz activate the device, but proper PLL functionality is not assured. It is not recommended to operate the SN65LVDS306 in active mode at CLK frequencies below 4 MHz.

ACQUIRE MODE (PLL Approaches Lock)

When the SN65LVDS306 is enabled and a SubLVDS clock input present, the PLL pursues lock to the input clock. While the PLL pursues lock, the output data bus holds a static output pattern:

$$R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low.$$

FUNCTIONAL DESCRIPTION (continued)

For proper device operation, the pixel clock frequency must fall within the valid f_{PCLK} range specified under recommended operating conditions. If the pixel clock frequency is higher than 3 MHz but lower than 4 MHz, the SN65LVDS306 PLL is enabled. Under such conditions, it is possible for the PLL to lock temporarily to the pixel clock, causing the PLL monitor to release the device into active receive mode. If this happens, the PLL may or may not be properly locked to the pixel clock input, potentially causing data errors, frequency oscillation, and PLL deadlock (loss of VCO oscillation).

RECEIVE MODE

After the PLL achieves lock the device enters the normal receive mode. The output data bus presents the deserialized data. The PCLK output pin outputs the recovered pixel clock.

PARITY ERROR DETECTION AND HANDLING

The SN65LVDS306 receiver performs error checking on the basis of a parity bit that is transmitted across the SubLVDS interface from the transmitting device. Once the SN65LVDS306 detects the presence of the clock and the PLL has locked onto PCLK, then the parity is checked. Parity-error detection ensures detection of all single-bit errors in one pixel and 50% of all multibit errors.

The parity bit covers the 27-bit data payload consisting of 24 bits of pixel data plus VS, HS, and DE. Odd-parity bit signalling is used. The parity error is output on the CPE pin. If the sum of the 27 data bits and the parity bit result in an odd number, the receive data are assumed to be valid. The CPE output is held low. If the sum equals an even number, parity error is declared. The CPE output indicates high for half a PCLK period. The CPE output is set with the data bit transition and cleared after 1/2 the data-bit time. This allows counting every detected parity error with a simple counter connected to CPE.

If a parity error is detected, then the data on that PCLK cycle is not output. Instead, the last valid data from a previous PCLK cycle is repeated on the output bus. This is to prevent any bit error that occurs on the LVDS link from causing perturbations in VS, HS, or DE that might be visually disruptive to a display.

The reserved bits are not covered in the parity calculations.




Figure 4. Parity Error Detection



FUNCTIONAL DESCRIPTION (continued)

STATUS-DETECT AND OPERATING-MODES FLOW DIAGRAM

The SN65LVDS306 switches between the power saving and active modes in the following way:




Table 3. Status Detect and Operating Modes Descriptions

MODE	CHARACTERISTICS	CONDITIONS
Shutdown mode	Least amount of power consumption (most circuitry turned off); all outputs held static: R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low	RXEN is set low for longer than 10 μs. (1)(2)
Standby mode	Low power consumption (standby monitor circuit active; PLL is shutdown to conserve power); All outputs held static: R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low	RXEN is high for longer than 10 μs and CLK inputs are common-mode, $V_{ICM(CLK)}$ is above 0.9 \times $V_{DDLVDS},$ or CLK inputs are floating $^{(2)}$
Acquire mode	PLL pursues lock; all outputs held static: R[0:7] = G[0:7] = B[0:7] = VS = HS = high; DE = PCLK = low	RXEN is high; CLK input monitor detected clock input common mode and woke up receiver from standby mode.
Receive mode	Data transfer (normal operation); receiver deserializes data and provides data on parallel output	RXEN is high and PLL is locked to incoming clock.

⁽¹⁾ In shutdown mode, all SN65LVDS306 internal switching circuits (e.g., PLL, serializer, etc.) are turned off to minimize power consumption. The input stage of any input pin remains active.

⁽²⁾ Leaving CMOS control inputs unconnected can cause random noise to toggle the input stage and potentially harm the device. All CMOS inputs must be tied to a valid logic level, V_{IL} or V_{IH}, during shutdown or standby Mode. Exceptions are the SubLVDS inputs CLK and D, which can be left unconnected while not in use.



Table 4. Operating Mode Transitions

MODE TRANSITION	USE CASE	TRANSITION SPECIFICS
Shutdown → standby	Drive RXEN high to enable	1. RXEN high > 10 µs
	receiver.	2. Receiver enters standby mode.
		a. $R[0:7] = G[0:7] = B[0:7] = VS = HS$ remain high and DE = PCLK low
		b. Receiver activates clock input monitor.
Standby → acquire	Transmitter activity	CLK input monitor detects clock input activity.
	detected	2. Outputs remain static.
		3. PLL circuit is enabled.
Acquire → receive	Link is ready to receive	PLL is active and approaches lock.
	data.	2. PLL achieves lock within t _{wakeup} .
		3. Input D becomes active.
		4. First data word is recovered.
		Parallel output bus turns on switching from a static output pattern to output the first valid data word.
Receive → standby	Transmitter requested to	Receiver disables outputs within t _{sleep} .
	enter standby mode by input common mode	2. RX Input monitor detects $V_{ICM} > 0.9 V_{DDLVDS}$ within t_{sleep} .
	voltage V _{ICM} > 0.9 V _{DDLVDS} (e.g., transmitter output	 R[0:7] = G[0:7] = B[0:7] = VS = HS transition to high and DE = PCLK to low on next falling PLL clock edge
	clock stops or enters high-impedance state)	4. PLL shuts down. Clock activity input monitor remains active.
Receive/standby \rightarrow	Turn off receiver.	 RXEN pulled low for > t_{pwrdn}.
shutdown		 R[0:7] = G[0:7] = B[0:7] = VS = HS remain static high or transition to static high and DE = PCLK remain static low or transition to static low.
		3. Most IC circuitry is shut down for least power consumption.

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT	
upply voltage range, $V_{DD}^{(2)}$, V_{DDPLLA} , V_{DDPLLD} , V_{DDLVDS} obtage range at any input when $V_{DDx} > 0 \text{ V}$ When $V_{DDx} \le 0 \text{ V}$ Human body model (3) (all pins)		-0.3 to 2.175	V	
	When V _{DDx} > 0 V	-0.5 to 2.175	V	
or output terminal	When $V_{DDx} \le 0 \text{ V}$	-0.5 to V _{DD} + 2.175	V	
	Human body model ⁽³⁾ (all pins)	±4	kV	
Electrostatic discharge	Charged-device model (4) (all pins)	±1500	V	
	Machine model ⁽⁵⁾ (all pins)	-0.5 to 2.175 -0.5 to V _{DD} + 2.175 ±4	V	
Continuous power dissipation		See Dissipation Rating	s Table	
Ouput current, I _O ±5		±5	mA	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to the GND terminals.
- In accordance with JEDEC Standard 22, Test Method A114-B In accordance with JEDEC Standard 22, Test Method C101 In accordance with JEDEC Standard 22, Test Method A115-A

DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T _A < 25°C	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
ZQE	Low-K ⁽²⁾	592 mW	7.407 mW/°C	148 mW

- This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air
- In accordance with the low-K thermal metric definitions of EIA/JESD51-2.



DEVICE POWER DISSIPATION

PARAMETER		TEST CONDITIONS		MAX	UNIT
Device power	$V_{DDx} = 1.8 \text{ V}$, $T_A = 25^{\circ}\text{C}$, all outputs terminated with 10 pF, f_{CLK} at 4 MHz	16.8		mW	
P_D	dissipation	V_{DDx} = 1.95 V, T_A = -40°C, all outputs terminated with 10 pF, f_{CLK} at 15 MHz		48.8	11100

RECOMMENDED OPERATING CONDITIONS(1)

			MIN	TYP MAX	UNIT
V _{DD} V _{DDPLLA} V _{DDPLLD} V _{DDLVDS}	Supply voltages		1.65	1.8 1.95	V
$V_{DDn(PP)}$	Supply voltage noise magnitude	Test set-up shown in Figure 6; f _{CLK} ≤ 50MHz; f(noise) = 1Hz to 2 GHz		100	mV
		f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz		100	
		f _{CLK} > 50 MHz; f(noise) > 1MHz		40	
T _A	Operating free-air temperature		-40	85	°C
CLK+ and	CLK-				•
	land with a land from the service of	See Figure 3	4	15	MHz
f _{CLK±}	Input pixel clock frequency	Standby mode ⁽²⁾ , see Figure 15		500	kHz
t _{DUTCLK}	CLK input duty cycle		35	65	%
D+, D-, C	LK+, and CLK–				•
$ V_{ID} $	Magnitude of differential input voltage	V _{D+} - V _{D-} , V _{CLK+} - V _{CLK-} during normal operation	70	200	mV
	Land advantage of the second o	Receive or acquire mode	0.6	1.2	
V_{ICM}	Input voltage common mode range	Standby mode	0.9 V _{DDLVDS}		V
ΔV_{ICM}	Input voltage common mode variation among all SubLVDS inputs	$V_{ICM(n)} - V_{ICM(m)}$ with n = D or CLK and m = D or CLK	-100	100	mV
ΔV_{ID}	Differential input voltage amplitude variation among all SubLVDS inputs	$V_{ID(n)} - V_{ID(m)}$ with $n = D$ or CLK and $m = D$ or CLK	-10	10	%
t _{r/f}	Input rise and fall time	RXEN at V _{DD} ; see Figure 9		800	ps
$\Delta t_{r/f}$	Input rise or fall time mismatch among all SubLVDS inputs	$t_{r(n)} - t_{r(m)}$ and $t_{f(n)} - t_{f(m)}$ with $n = D$ or CLK and $m = D$ or CLK	-100	100	ps
CPOL, SV	VAP, RXEN, F/S				
V _{ICMOSH}	High-level input voltage		0.7 V _{DD}	V _{DD}	V
V _{ICMOSL}	Low-level input voltage		0	0.3 V _{DD}	V
t _{inRXEN}	RXEN input pulse duration		10		μs
R[7:0], G[7:0], B[7:0], VS, HS, PCLK, CPE				
C _L	Output load capacitance			10	pF

 ⁽¹⁾ Unused single-ended inputs must be held high or low to prevent them from floating.
 (2) PCLK input frequencies lower than 500 kHz force the SN65LVDS306 into standby mode. Input frequencies between 500 kHz and 3 MHz may or may not activate the SN65LVDS306. Input frequencies between 500 kHz and 4 MHz are not recommended, and can cause PLL malfunction.



DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP(1)	MAX	UNIT
	Alternating 1010 test pattern (see Table 7); all CMOS outputs terminated with 10	f _{PCLK} = 4 MHz		9.8	14	
	pF; F/S and RXEN at V_{DD} ; $V_{IH} = V_{DD}$, $V_{IL} = 0$ V; $V_{DD} = V_{DDPLLA} = V_{DDPLLD} = 0$	f _{PCLK} = 6 MHz		11.7	15.9	
	V _{DDL} VDS	f _{PCLK} = 15 MHz		19.3	25	mA
	Typical power test pattern (see Table 6); V_{ID} = 70 mV, all CMOS outputs terminated with 10 pF; F/S at GND and RXEN at V_{DD} ; V_{IH} = V_{DD} , V_{IL} = 0 V; V_{DD}	f _{PCLK} = 4 MHz		4.7		mA
, RMS supply		f _{PCLK} = 6 MHz		6		
I _{DD} current	$= V_{DDPLLA} = V_{DDPLLD} = V_{DDLVDS}$	f _{PCLK} = 15 MHz		4.7		
	CLK and D inputs are left open; all control inputs held static high or low;	Standby mode; RXEN = V _{IH}		15	100	
	All CMOS outputs terminated with 10 pF; $V_{IH} = V_{DD}, \ V_{IL} = 0 \ V; \ V_{DD} = V_{DDPLLA} = V_{DDPLLD} = V_{DDLVDS}$	Shutdown mode; RXEN = V _{IL}		0.4	100	μA

⁽¹⁾ All typical values are at 25° C and with 1.8-V supply, unless otherwise noted.

INPUT ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D+, D-	, CLK+, and CLK-					
V _{thstby}	Input voltage common mode threshold to switch between receive/acquire mode and standby mode	RXEN at V _{DD}	1.3		0.9 V _{DDLVDS}	V
V_{THL}	Low-level differential input voltage threshold	W W W	-40			mV
V_{THH}	High-level differential input voltage threshold	$V_{D+} - V_{D-}$, $V_{CLK+} - V_{CLK-}$			40	mV
I _{I+} , I _{I-}	Input leakage current	$V_{DD} = 1.95 \text{ V}; V_{I+} = V_{I-};$ $V_{I} = 0.4 \text{ V} \text{ and } V_{I} = 1.5 \text{ V}$			75	μA
I _{IOFF}	Power-off input current	$V_{DD} = GND; V_I = 1.5 V$			–7 5	μΑ
R_{ID}	Differential input termination resistor value		78	100	122	Ω
C _{IN}	Input capacitance	Measured between input terminal and GND		1		pF
ΔC_{IN}	Input capacitance variation	Within one signal pair Between all signals			0.2 1	pF
R _{BBDC}	Pullup resistor for standby detection		21	30	39	kΩ
CPOL,	SWAP, RXEN, F/S					
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}, V_{DD} = V_{DD}(\text{min})$			-1.2	V
I _{ICMOS}	Input current (2)	$0 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}; \text{ V}_{I} = \text{GND or V}_{I}$ = 1.95 V			100	nA
C _{IN}	Input capacitance			2		pF
I _{IH}	High-level input current	$V_{IN} = 0.7 V_{DD}$	-200		200	nA
I _{IL}	Low-level input current	$V_{IN} = 0.3 V_{DD}$	-200		200	IIA
V_{IH}	High-level input voltage		$0.7~\mathrm{V_{DD}}$		V_{DD}	V
V_{IL}	Low-level input voltage		0		$0.3~V_{DD}$	V

⁽¹⁾ All typical values are at 25°C and with 1.8-V supply unless otherwise noted.

⁽²⁾ Do not leave any CMOS input unconnected or floating to minimize leakage currents. Every input must be connected to a valid logic level, V_{IH} or V_{OL}, while power is supplied to V_{DD}.



OUTPUT ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R[0:7], G[0:7], B[0:7], VS, HS, PCLK, CPE					
V	High lovel output ourrent	F/S = L, I _{OH} = -250 μA	0.8 V _{DD}		V	V
V _{OH}	High-level output current	$F/S = H$, $I_{OH} = -500 \mu A$	0.6 V _{DD}		v DD	V
V	Low-level output current	$F/S = L$, $I_{OL} = 250 \mu A$	0	0.2 \/	V	
V _{OL}	Low-level output current	$F/S = H$, $I_{OL} = 500 \mu A$	U		U.Z V _{DD}	V
I_{OH}	High-level output current	F/S = L	-250	0.2 V _{DD}		
		F/S = H	-500			μA
	Low lovel output current	F/S = L		250		
I _{OL}	Low-level output current	F/S = H			V _{DD}	μA

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D+, D-, C	CLK+, and CLK-						
t _{r/f}	Input rise and fall times	RXEN at V _{DD} ; see Figure 9			800	ps	
$\Delta t_{r/f}$	Input rise or fall time mismatch between all SubLVDS inputs	$t_R(n) - t_R(m)$ and $t_F(n) - t_F(m)$ with $n = D$ or CLK and $m = D$ or CLK		-100		100	ps
R[7:0], G[[7:0], B[7:0], VS, HS, PCLK, CPE						
	Rise and fall time	$C_1 = 10 \text{ pF}^{(3)}$; see Figure 8	F/S = L	8		16	
t _{r/f}	$20\% \lesssim 80\% \text{ of } V_{DD}^{(2)}$	C _L = 10 pr (3); see Figure 8	F/S = H	4		8	ns
t _{OUTP}	PCLK output duty cycle			45%	50%	55%	
t _{OSK}	Output skew between PCLK and R[0:7], G[0:7], B0:7], HS, VS, and DE	See Figure 8.		-500			ps
INPUT TO	O OUTPUT RESPONSE TIME						
t _{PD(L)}	Propagation delay time from CLK+ input to PCLK output	RXEN at V_{DD} , $V_{IH} = V_{DD}$, $V_{IL} = GND$, $C_L = 10$ pF, see Figure 13		1.4/f _{PCLK}	1.9/f _{PCLK}	2.5/f _{PCLK}	s
t _{GS}	RXEN glitch suppression pulse width ⁽⁴⁾	V ₁ - V ₂ - CND PYEN toggles between V ₂ and		3.8	μs		
t _{pwrup}	Enable time from power down (↑RXEN)	Time from RXEN pulled high transmit valid data; see Figur				2	ms
t _{pwrdn}	Disable time from active mode (↓RXEN)	RXEN is pulled low during re measurement until all outputs = B[0:7] = VS = HS = high, D shut down; see Figure 15.	s held static: R[0:7] = G[0:7]		3.8		μs
t _{wakeup}	Enable time from standby (↑↓CLK)	RXEN at V _{DD} ; device is in sta from CLK input starts switchin outputs enabled and transmit	ng to PCLK and data			2	ms
t _{sleep}	Disable time from active mode (CLK transitions to high-impedance)	RXEN at V_{DD} ; device is received measurement from CLK input input common mode V_{ICM} exiting $V_{thistby}$) until all outputs held s R[0:7] = G[0:7] = VS DE = PCLK = low and PLL is see Figure 16.	t signal stops (input open or ceeds threshold voltage tatic: = HS = high;			3	μѕ

⁽¹⁾ All typical values are at 25°C and with 1.8-V supply, unless otherwise noted.

⁽²⁾ t_{R/F} depends on the F/S setting and the capacitive load connected to each output. Some application information of how to calculate t_{R/F} based on the output load and how to estimate the timing budget to interconnect to an LCD driver are provided in the application section near the end of this data sheet.

⁽³⁾ The output rise and fall times are optimized for an output load of 10 pF. The rise and fall times can be adjusted by changing the output load capacitance.

⁽⁴⁾ The RXEN input incorporates glitch-suppression logic to disregard short input pulses. t_{GS} is the duration of either a high-to-low or low-to-high transition that is suppressed.




SWITCHING CHARACTERISTICS (continued)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{BW}	PLL bandwidth(5)		0.087 f _{PCLK}			MHz

(5) When using the SN65LVDS306 receiver in conjunction with the SN65LVDS305 transmitter in one link, the PLL bandwidth of the SN65LVDS306 receiver always exceeds the bandwidth of the SN65LVDS305 transmit PLL. This ensures stable PLL tracking under all operating conditions and maximizes the receiver skew margin.






Figure 5. SN65LVDS306 PLL Bandwidth (Also Showing the SN65LVDS305 PLL Bandwidth)

TIMING CHARACTERISTICS

	PARAMETER	TEST CONDI	MIN	MAX	UNIT	
			$f_{CLK} = 15 \text{ MHz}^{(4)}$	630		
t _{RSKMx} (1)(2)		MHz; RXEN at V_{DD} , $V_{IH} = V_{DD}$, $V_{IL} = GND$, $R_{L} = 100 \Omega$, test setup as in Figure 7, test pattern as in Table 9	$f_{CLK} = 4 \text{ MHz to } 15$ $MHz^{(5)}$	$\frac{1}{2 \bullet 30 \bullet f_{CLK}} - 480 ps$		ps

- (1) Receiver input skew margin (t_{RSKM}) is the timing margin available for transmitter output pulse position (t_{PPOS}), interconnect skew, and interconnect inter-symbol interference. t_{RSKM} represents the remainder of the serial bit time not taken up by the receiver strobe uncertainty. t_{RSKM} assumes a bit error rate better than 10⁻¹².
- (2) t_{RSKM} is inversely proportional to the internal setup and hold time uncertainty, ISI and duty cycle distortion from the front end receiver, the skew missmatch between CLK and data D, as well as the PLL cycle-to-cycle jitter.
- (3) This includes the receiver internal setup and hold time uncertainty, all PLL related high-frequency random and deterministic jitter components that impact the jitter budget, ISI and duty cycle distortion from the front-end receiver, and the skew between CLK and data D; the pulse position minimum/maximum variation is given with a bit error rate target of 10⁻¹²; measurements of the total jitter are taken over >10⁻¹² samples.
- (4) The minimum and maximum limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges.
- (5) These minimum and maximum limits are simulated only.



PARAMETER MEASUREMENT INFORMATION




Figure 6. Power-Supply Noise Test Setup




Figure 7. Receiver Jitter-Budget Test Setup

T0164-02






Figure 8. Output Rise/Fall, Setup/Hold Time




Figure 9. SubLVDS Differential Input Rise and Fall Time Defintion




Figure 10. Equivalent Input Circuit Design






Figure 11. I/O Voltage and Current Definition




Figure 12. CMOS Output Test Circuit, Signal, and Timing Definition






Figure 13. Propagation Delay, Input to Output




Figure 14. Receiver Phase-Locked Loop Set Tlme and Receiver Enable Time






Figure 15. Receiver Enable/Disable Glitch Suppression Time




Figure 16. Standby Detection

POWER-CONSUMPTION TESTS

Table 5 shows an example test pattern word.

Table 5. Example Test Pattern Word

WORD	R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1	0x7C3E1E7

	7	7			(С			3	3			ı	Ξ			1	1			ı	Ξ			7	7	
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0	0	VS	HS	DE
0	1	1	1	1	1	0	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1	0	0	1	1	1



TYPICAL IC POWER-CONSUMPTION TEST PATTERN

The typical power-consumption test pattern consists of 16 30-bit transmit words. The pattern repeats itself throughout the entire measurement. It is assumed that every possible transmit code on RGB inputs has the same probability to occur during typical device operation.

Table 6. Typical IC Power-Consumption Test Pattern

WORD	TEST PATTERN: R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1	0x0000007
2	0xFFF0007
3	0x01FFF47
4	0xF0E07F7
5	0x7C3E1E7
6	0xE707C37
7	0xE1CE6C7
8	0xF1B9237
9	0x91BB347
10	0xD4CCC67
11	0xAD53377
12	0xACB2207
13	0xAAB2697
14	0x5556957
15	0xAAAAAB3
16	0xAAAAAA5

MAXIMUM POWER CONSUMPTION TEST PATTERNS

The maximum (or worst-case) power consumption of the SN65LVDS306 is tested using the two different test patterns shown in Table 7 and Table 8. Test patterns consist of 16 30-bit transmit words. The pattern repeats itself throughout the entire measurement. It is assumed that every possible transmit code on RGB inputs has the same probability to occur during typical device operation.

Table 7. Worst-Case Power-Consumption
Test Pattern 1

WORD	TEST PATTERN: R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1	0xAAAAAA5
2	0x555555

Table 8. Worst-Case Power-Consumption Test Pattern 2

	TEST PATTERN: R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1	0x0000000
2	0xFFFFF7

OUTPUT SKEW PULSE POSITION and JITTER PERFORMANCE

The following test pattern is used to measure the output skew pulse position and the jitter performance of the SN65LVDS306. The jitter test pattern stresses the interconnect, particularly to test for ISI, using very long run-lengths of consecutive bits, and incorporating very high and low data rates, maximizing switching noise. Each pattern is self-repeating for the duration of the test.



Table 9. Transmit Jitter Test Pattern

WORD	TEST PATTERN: R[7:4], R[3:0], G[7:4], G[3:0], B[7:4], B[3:0], 0, VS, HS, DE
1	0x0000001
2	0x0000031
3	0x00000F1
4	0x00003F1
5	0x0000FF1
6	0x0003FF1
7	0x000FFF1
8	0x0F0F0F1
9	0x0C30C31
10	0x0842111
11	0x1C71C71
12	0x18C6311
13	0x1111111
14	0x3333331
15	0x2452413
16	0x22A2A25
17	0x5555553
18	0xDB6DB65
19	0xCCCCCC1
20	0xEEEEE1
21	0xE739CE1
22	0xE38E381
23	0xF7BDEE1
24	0xF3CF3C1
25	0xF0F0F01
26	0xFFF0001
27	0xFFFC001
28	0xFFFF001
29	0xFFFFC01
30	0xFFFFF01
31	0xFFFFC1
32	0xFFFFFF1



TYPICAL CHARACTERISTIC CURVES

Some of the plots in this section show more than one curve representing various device pin relationships. Taken together, they represent a working range for the tested parameter.

QUIESCENT SUPPLY CURRENT vs TEMPERATURE




Figure 17.

SUPPLY CURRENT vs FREQUENCY




Figure 18.

RECEIVER STROBE POSITION vs TEMPERATURE




Figure 19.

PLL BANDWIDTH




Figure 20.



TYPICAL CHARACTERISTIC CURVES (continued)




Figure 21.




Figure 22.

TEXAS INSTRUMENTS www.ti.com

TYPICAL CHARACTERISTIC CURVES (continued)




Figure 23.




Figure 25.




Figure 24.




Figure 26.




Figure 27.



APPLICATION INFORMATION

PREVENTING INCREASED LEAKAGE CURRENTS IN CONTROL INPUTS

A floating (left open) CMOS input allows leakage currents to flow from V_{DD} to GND. Do not leave any CMOS input unconnected or floating. Every input must be connected to a valid logic level, V_{IH} or V_{OL} , while power is supplied to V_{DD} . This also minimizes the power consumption of standby and power-down modes.

POWER-SUPPLY DESIGN RECOMMENDATION

For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

SN65LVDS306 DECOUPLING RECOMMENDATION

The SN65LVDS306 was designed to operate reliably in a constricted environment with other digital switching ICs. In cell phone designs, the SN65LVDS306 often shares a power supply with various other ICs. The SN65LVDS306 can operate with power supply noise as specified in the *Recommended Operating Conditions*. To minimize the power-supply noise floor, provide good decoupling near the SN65LVDS306 power pins. The use of four ceramic capacitors (two 0.01-µF and two 0.1-µF) provides good performance. At the very least, it is recommended to install one 0.1-µF and one 0.01-µF capacitor near the SN65LVDS306. To avoid large current loops and trace inductance, the trace length between the decoupling capacitors and IC power input pins must be minimized. Placing the capacitor underneath the SN65LVDS306 on the bottom of the PCB is often a good choice.

DUAL LCD-DISPLAY APPLICATION

The example in Figure 28 shows a possible application setup driving two video-mode displays from one application processor. The data rate of 330 Mbps at a pixel clock rate of 5.5 MHz corresponds to a 320×240 QVGA resolution at 60-Hz refresh rate and 10% blanking overhead.




Figure 28. Example Dual-QVGA Display Application



APPLICATION INFORMATION (continued)

TYPICAL APPLICATION FREQUENCIES

The SN65LVDS306 supports pixel clock frequencies from 4 MHz to 15 MHz over one data pair. Table 10 provides a few typical display resolution examples. The blanking overhead is assumed to be 20%. Often, blanking overhead is smaller, resulting in a lower data rate. Furthermore, the examples in the table assumes a display frame refresh rate of 60 Hz. The actual refresh rate may differ, depending on the application-processor clock implementation.

Table 10. Typical Application Data Rates and Serial Lane Usage

Display Screen Resolution	Visible Pixel Count	Blanking Overhead	Display Refresh Rate	Pixel Clock Frequency [MHz]	Serial Data Rate
176 × 220 (QCIF+)	38,720	20%	90 Hz	4.2 MHz	125 Mbps
240 × 320 (QVGA)	76,800	20%	60 Hz	5.5 MHz	166 Mbps
640 × 200	128,000	20%	60 Hz	9.2 MHz	276 Mbps
352 × 416 (CIF+)	146,432	20%	60 Hz	10.5 MHz	316 Mbps
352 × 440	154,880	20%	60 Hz	11.2 MHz	335 Mbps
320 × 480 (HVGA)	153,600	20%	60 Hz	11.1 MHz	332 Mbps
800 × 250	200,000	20%	60 Hz	14.4 MHz	432 Mbps
640x320	204,800	20%	60 Hz	14.7 MHz	442 Mbps

CALCULATION EXAMPLE: HVGA DISPLAY

The following calculation shows an example for a half-VGA display with the following parameters:

Display resolution: 480×320 Frame refresh rate: 58.4 Hz

Vertical visible pixels: 320 lines
Vertical front porch: 20 lines
Vertical sync: 5 lines
Vertical back porch: 3 lines

Horizontal visible pixels: 480 columns
Horizontal front porch: 10 columns
Horizontal sync: 5 columns
Horizontal back porch: 3 columns




Figure 29. HVGA Display

Calculation of the total number of pixel and blanking overhead:

Visible area pixel count: $480 \times 320 = 153,600$ pixels

Total frame pixel count: $(480 + 20 + 5 + 3) \times (320 + 10 + 5 + 3) = 171,704$ pixels

Blanking overhead: $(171,704 - 153,600) \div 153,600 \approx 11.8 \%$

The application requires the following serial-link parameters:

Pixel clock frequency: $171,704 \times 58.4 \text{ Hz} = 10 \text{ MHz}$ Serial data rate: $10 \text{ MHz} \times 30 \text{ bits} = 300 \text{ Mbps}$



HOW TO DETERMINE INTERCONNECT SKEW AND JITTER BUDGET

Designing a reliable data link requires examining the interconnect skew and jitter budget. The sum of all transmitter, PCB, connector, FPC, and receiver uncertainties must be smaller than the available serial bit time. The highest pixel clock frequency defines the available serial bit time. The transmitter timing uncertainty is defined by t_{PPOS} in the transmitter data sheet. For a bit-error-rate target of $\leq 10^{-12}$, the measurement duration for t_{PPOS} is $\geq 10^{12}$. The SN65LVDS306 receiver can tolerate a maximum timing uncertainty defined by t_{RSKM} . The interconnect budget is calculated by:

Example:

 $f_{PCLK}(max) = 11 \text{ MHz}$ (HVGA display resolution, 60 Hz)

 $t_{PPOS}(SN65LVDS305) = 330 ps$

Target bit error rate: 10⁻¹²

 $t_{RSKM}(SN65LVDS306) = 1/(2 \times 30 \times f_{PCLK}) - 480 \text{ ps} = 1035 \text{ ps}$

The interconnect budget for cable skew and ISI must be smaller than:

$$t_{interconnect} = t_{RSKM} - t_{PPOS} = 1035 \text{ ps} - 330 \text{ ps} = 705 \text{ ps}$$




Figure 30. Jitter Budget

F/S-PIN SETTING AND CONNECTING THE SN65LVDS306 TO AN LCD DRIVER

NOTE:

Receiver PLL tracking: To maximize the design margin for the interconnect, good RX PLL tracking of the TX PLL is important. FlatLink3G requires the RX PLL to have a bandwidth higher than the bandwidth of the TX PLL. The SN65LVDS306 PLL design is optimized to track the SN65LVDS305 PLL particularly well, thus providing a very large receiver skew margin. A FlatLink3G-compliant link must provide at least ±225 ppm of receiver skew margin for the interconnect.

It is important to understand the tradeoff between power consumption, EMI, and maximum speed when selecting the F/S signal. It is beneficial to choose the slowest rise time possible to minimize EMI and power consumption. Unfortunately a slower rise time also reduces the timing margin left for the LCD driver. Hence, it is necessary to calculate the timing margin to select the correct F/S pin setting.



The output rise time depends on the output driver strength and the output load. An LCD driver typical capacitive load is assumed with ~10 pF. The higher the capacitive load, the slower is the rise time. Rise time of the SN65LVDS306 is measured as the time duration it takes the output voltage to rise from 20% of V_{DD} to 80% of V_{DD} , and fall time is defined as the time for the output voltage to transition from 80% of V_{DD} down to 20% of V_{DD} .

Within one mode of operation and one F/S pin setting, the rise time of the output stage is fixed and does not adjust to the pixel frequency. Due to the short bit time at very fast pixel clock speeds and the real capacitive load of the display driver, the output amplitude might not reach V_{DD} and GND saturation fully. To ensure sufficient signal swing and verify the design margin, it becomes necessary to determine that the output amplitude under any circumstance reaches the display driver's input stage logic threshold (usually 30% and 70% of V_{DD}).

HOW TO DETERMINE THE LCD DRIVER TIMING MARGIN

To determine the timing margin, it is necessary to specify the frequency of operation, identify the setup and hold times of the LCD driver, and specify the output load of the SN65LVDS306 as a combination of the LCD driver input parasitics plus any capacitance caused by the connecting PCB trace. Furthermore, the setting of pin F/S and the SN65LVDS306 output skew impact the margin. The total remaining design margin calculates as follows:

$$t_{DM} = \frac{1}{2 \times f_{PCLK}} - t_{DUTP(max_error)} - \frac{t_{rise(max)} \times C_{LOAD}}{10 \text{ pF}} - |t_{OSK}|$$
(2)

where:

t_{DM} - Design margin

f_{PCLK} – Pixel clock frequency

 $t_{\text{DUTP}(\text{max_error})} - \text{maximum duty cycle error}$

 $t_{rise(max)}$ – maximum rise or fall time; see $t_{R/F}$ under switching characteristics

 C_L – parasitic capacitance (sum of LCD driver input parasitics + connecting PCB trace)

t_{skew} - clock to data output skew SN65LVDS306

Example:

At a pixel clock frequeny of 5.5MHz (QVGA), and an assumed LCD driver load of 15 pF, the remaining timing margin is:

$$t_{DUTP(max_error)} = \frac{\left|t_{DUTP}(max) - 50\right|}{100\%} \times t_{PCLK} = \frac{5\%}{100\%} \times \frac{1}{5.5 MHz} = 9.1 ns$$

$$t_{DM} = \frac{1}{2 \times 5.5 MHz} - 9 ns - \frac{16 ns}{10 pF} - 500 ps = 57.3 ns$$

As long as the setup and hold times of the LCD driver are each less than 57 ns, the timing budget is met sufficiently.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated