#### **Power-Management Solution**

#### **General Description**

The MAX14720/MAX14750 are compact power-management solutions for space-constrained, battery-powered applications where size and efficiency are critical. Both devices integrate a power switch, a linear regulator, a buck regulator, and a buck-boost regulator.

The MAX14720 is designed to be the primary powermanagement device and is ideal for either non-rechargeable battery (coin-cell, dual alkaline) applications or for rechargeable solutions where the battery is removable and charged separately. The device includes a button monitor and sequencer.

The MAX14750 works well as a companion to a charger or PMIC in rechargeable applications. It provides direct pin control of each function and allows greater flexibility for controlling sequencing.

The devices include two programmable micro- $I_Q$ , highefficiency switching converters: a buck-boost regulator and a synchronous buck regulator. These regulators feature a burst mode for increased efficiency during lightload operation.

The low-dropout linear regulator has a programmable output. It can also operate as a power switch that can disconnect the quiescent load of system peripherals.

The devices also include a power switch with batterymonitoring capability. The switch can isolate the battery from all system loads to maximize battery life when not operating. It is also used to isolate the battery-impedance measurements. This switch can operate as a generalpurpose load switch as well.

The MAX14720 includes a programmable power controller that allows the device to be configured either for use in applications that require a true off state or for always-on applications. This controller provides a delayed reset signal, voltage sequencing, and customized button timing for on/off control and recovery hard reset.

Both devices also include a multiplexer for monitoring the power inputs and outputs of each function.

These devices are available in a 25-bump, 0.4mm pitch, 2.26mm x 2.14mm wafer-level package (WLP) and operate over the  $-40^{\circ}$ C to  $+85^{\circ}$ C extended temperature range.

#### **Benefits and Features**

- Extended System Battery Use Time
  - Micro-I<sub>Q</sub> 250mW Buck-Boost Regulator
    - Input Voltage from 1.8V to 5.5V
    - Output Voltage Programmable from 2.5V to 5V
    - 1.1µA Quiescent Current
    - Programmable Current Limit
  - Micro-I<sub>Q</sub> 200mA Buck Regulator
    - Input Voltage from 1.8V to 5.5V
    - Output Voltage Programmable from 1.0V to 2.0V
    - 0.9µA Quiescent Current
  - Micro-IQ 100mA LDO
    - Input Voltage From 1.71V to 5.5V
    - Output Programmable From 0.9V to 4.0V
    - 0. 9µA Quiescent Current
    - Configurable as Load Switch
- Extend Product Shelf-Life
  - Battery Seal Mode (MAX14720)
    - 120nA Battery Current
  - Power Switch On-Resistance
    - 250mΩ (max) at 2.7V
    - 500mΩ (max) at 1.8V
  - · Battery Impedance Detector
- Easy-to-Implement System Control
  - Configurable Power Mode and Reset Behavior (MAX14720)
    - Push-Button Monitoring to Enable Ultra-Low Power Shipping Mode
    - Disconnects All Loads From Battery and Reduces Leakage to Less than 1µA
    - Power-On Reset (POR) Delay and Voltage Sequencing
  - Individual Enable Pins (MAX14750)
  - Voltage Monitor Multiplexer
  - I<sup>2</sup>C Control Interface

#### **Applications**

- Wearable Medical Devices
- Wearable Fitness Devices
- Portable Medical Devices

Ordering Information appears at end of data sheet.



## **Power-Management Solution**

#### **Absolute Maximum Ratings**

(Voltages Referenced to GND.)		Continuous-Current i
BIN, LIN, SDA, SCL, SWIN, BE	EN, SWOUT, SWEN,	Continuous-Current i
LEN, HVEN, HVIN, HVOUT,	MON, CAP, V <sub>CC</sub> ,	Continuous Power Di
MPC, KIN, RST, KOUT	0.3V to +6.0V	5x5 Array 25-Ball 2
HVILX	0.3V to V <sub>HVIN</sub> + 0.3V	(derate 19.07mW/°
HVOLX	0.3V to V <sub>HVOUT</sub> + 0.3V	Operating Temperatu
BLX, BOUT	0.3V to (V <sub>BIN</sub> + 0.3V)	Junction Temperature
LOUT	0.3V to (V <sub>LIN</sub> + 0.3V)	Storage Temperature
GND	0.3V to +0.3V	Lead Temperature (s

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

PACKAGE TYPE: 25 WLP					
Package Code	W252M2+1				
Outline Number	<u>21-0788</u>				
Land Pattern Number	Refer to Application Note 1891				
THERMAL RESISTANCE, FOUR-LAYER BOARD					
Junction to Ambient $(\theta_{JA})$	52.43°C/W				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

# Power-Management Solution

## **Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENT						•
Seal Input Current	I <sub>SEAL</sub>	Seal mode, all functions disabled		0.12	1	μA
Off Input Current	I <sub>OFF</sub>	No blocks enabled, no battery measurement active		1.2	2.8	μA
MON Input Current	I <sub>MON</sub>	No blocks enabled, no battery measurement active, MON enabled, MONCtr[2:0] = 000.		4	7.2	μΑ
Switch Input Current	I <sub>SW</sub>	Switch enabled, I <sub>SWOUT</sub> = 0A		1.2	2.8	μA
		LDO enabled, I <sub>LOUT</sub> = 0A		2.1	4.4	
LDO Input Current	I <sub>LDO</sub>	LDO enabled, LIN UVLO enabled, I <sub>LOUT</sub> = 0A		2.4	4.8	μA
		LDO enabled, switch mode, I <sub>LOUT</sub> = 0A		1.5	3.2	
		Buck enabled, I <sub>BOUT</sub> = 0A		2	4.1	
Buck Input Current	IBUCK	Buck enabled, BIN UVLO enabled, I <sub>BOUT</sub> = 0A		2.2	4.5	μA
	IBCKBST	Buck-Boost enabled, I <sub>HVOUT</sub> = 0A, V <sub>HVOUT</sub> = 4V		2	4.7	
Buck-Boost Input Current		Buck-Boost enabled, BIN UVLO enabled, I <sub>HVOUT</sub> = 0A, V <sub>HVOUT</sub> = 4V		2.3	5	μΑ
On Input Current	Ion	LDO, buck, and buck-boost enabled; BIN UVLO and LIN UVLO enabled; I <sub>SWOUT</sub> = I <sub>LOUT</sub> = I <sub>BOUT</sub> = I <sub>HVOUT</sub> = 0A		4.4	8.3	μΑ
POWER SEQUENCE						
Boot Time	tacer	MAX14720	9.9	11	12.1	me
	BOOT	MAX14750	21.6	24	26.4	ms
Reset Time	t <sub>RST</sub>	MAX14720	72	80	88	ms

# Power-Management Solution

# **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SWITCH						
Input Voltage Range	V <sub>SWIN</sub>	V <sub>SWIN</sub> ≤ V <sub>CC</sub>	1.8		5.5	V
Quiescent Supply Current	I <sub>Q_SW</sub>	I <sub>SWOUT</sub> = 0A		0.05	0.09	μA
Switch On Posistance	Paul aut	I <sub>SWOUT</sub> = 200mA		0.16	0.25	0
Switch On-Resistance	RON_SW	V <sub>SWIN</sub> = 1.8V, I <sub>SWOUT</sub> = 200mA		0.27	0.5	12
Maximum Output Current	ISWOUT_MAX		200			mA
Turn On Time	4	$I_{SWOUT} = 0mA, C_{SWOUT} = 100\mu F,$ time from 10% to 90% of V <sub>SWIN</sub> , SWSoftStart = 0		0.65		ms
Turn-On Time	<sup>L</sup> ON_SW	$\label{eq:swour} \begin{array}{l} I_{SWOUT} = 0 m A, \ C_{SWOUT} = 100 \mu F, \\ time \ from \ 10\% \ to \ 90\% \ of \ V_{SWIN}, \\ SWSoftStart = 1 \end{array}$		13.8		ms
Short-Circuit Current Limit	I <sub>SHRT_SW</sub>	V <sub>SWOUT</sub> = GND, SWSoftStart = 0	200	460	700	mA
Soft-Start Current Limit	I <sub>SSTR_SW</sub>	V <sub>SWOUT</sub> = GND, SWSoftStart = 1	9	25	54	mA
Thermal-Shutdown Threshold	T <sub>SHDN_SW</sub>	T <sub>J</sub> rising		150		°C
Thermal-Shutdown Hysteresis	T <sub>SHDN_HYST_SW</sub>			20		°C
BUCK BOOST CONVER	TER (C <sub>OUT</sub> = 10MF, I	= 4.7MF, unless otherwise noted.)				
Input Voltage Range	V <sub>HVIN</sub>		1.8		5.5	V
Quiescent Supply		V <sub>HVOUT</sub> = 4V, I <sub>HVOUT</sub> = 0A, BIN UVLO disabled		1.1	2.6	
Current	'Q_BOOST	V <sub>HVOUT</sub> = 4V, I <sub>HVOUT</sub> = 0A, BIN UVLO enabled		1.3	3	μA
Minimum Input Voltage Startup	V <sub>HVIN_STUP</sub>	I <sub>LOAD</sub> = 1mA, minimum input voltage for correct startup of the buck-boost	1.9			V
Maximum Output Operating Power	ΡΜΑΧΗνΟυΤ	V <sub>HVIN</sub> = 3V	250			mW
Output Voltage	V <sub>HVOUT</sub>	100mV step	2.5		5	V
Output Accuracy	ACC <sub>HVOUT</sub>	I <sub>HVOUT</sub> = 1mA, average output C <sub>OUT</sub> ≥ 10µF	-3		+3	%
Line Regulation Error	V <sub>HVINREG_BOOST</sub>	$V_{HVIN}$ = 1.8V to 5.5V, I <sub>HVOUT</sub> = 10uA, $V_{HVOUT}$ = 4V, I <sub>SET</sub> = 100mA	-1	0.1	+1	%/V

## **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Load Pogulation Error		$V_{HVOUT}$ = 4V, $I_{HVOUT}$ = 10µA to 50mA, I <sub>SET</sub> = 100mA		100		m)//A
	VLOADREG_BOOST	V <sub>HVOUT</sub> = 4V, I <sub>HVOUT</sub> = 10µA to 100mA, I <sub>SET</sub> = 100mA		310		mv/A
Line Transient	VLINETRAN_BST	$V_{HVOUT}$ = 4V, I <sub>SET</sub> = 100mA, $V_{HVIN}$ = $V_{CC}$ = 2.5V to 5V, 0.2µs rise time		15		mV
		I <sub>HVOUT</sub> = 0mA to 10mA, 200ns rise time, V <sub>HVOUT</sub> = 4V, I <sub>SET</sub> = 100mA		9		
Load Transient	VLOADTRAN_BST	I <sub>HVOUT</sub> = 0mA to 100mA, 200ns rise time, V <sub>HVOUT</sub> = 4V, I <sub>SET</sub> = 100mA		31		mV
Oscillator Frequency	fosc_bst		1.78	2	2.25	MHz
Passive Discharge Pulldown Resistance	R <sub>PDL_BST</sub>		5	10	16	kΩ
Active Discharge Current	IACTDL_BST	V <sub>HVIN</sub> = 3V	6	19	38	mA
Turn-On Time	<sup>t</sup> ON_BOOST	Time from enable to full current capability		100		ms
UVLO on HVOUT	VHVOUT_UVLO	UVLO voltage on HVOUT rising	1.6	1.75	1.9	V
UVLO Threshold Hysteresis	V <sub>UVLO_HYS</sub>			150		mV
Precharge Current	IPC_BOOST	Precharge current. V <sub>HVIN</sub> = 1.8V, V <sub>HVOUT</sub> = 1.65V	4	6.5	9	mA
Startup Input Current	IINSTUP_BST	Input startup current. V <sub>HVIN</sub> = 1.8V, V <sub>HVOUT</sub> = 1.6V		11		mA
Startup Output Current	IOSTUP_BST	Output startup current. V <sub>HVIN</sub> = 1.8V, V <sub>HVOUT</sub> = 5V		6.5		mA
Pulse Mode Input Current Limit	IPLS_IN	$V_{HVOUT}$ = 4V, $V_{HVIN}$ < $V_{HVOUT}$ - 0.5V, $f_{SW}$ = $f_{OSC}$ /10, $I_{SET}$ = 100mA		6.6		mA
Pulse Mode Switching Period Ratio	T <sub>RATIO</sub>	f <sub>OSC</sub> /f <sub>SW</sub> , 128 steps	10		138	
Short-Circuit Peak Current Limit	ISHRT_BOOST	V <sub>HVOUT</sub> = GND.	0.4	1.1	1.9	A
Thermal-Shutdown Threshold	T <sub>SHDN_BST</sub>	T <sub>J</sub> rising		150		°C
Thermal-Shutdown Hysteresis	T <sub>SHDN_HYST_BST</sub>			21		°C

# Power-Management Solution

## **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
BUCK CONVERTER (C	OUT = 10MF, L = 2.2MI	H, unless otherwise noted.)				
Input Voltage Range	V <sub>BIN</sub>		1.8		5.5	V
		I <sub>BOUT</sub> = 0A		0.8	1.6	
Quiescent Supply	I <sub>Q_BUCK</sub>	I <sub>BOUT</sub> = 0A, BIN UVLO enabled		1	2	μΑ
		I <sub>BOUT</sub> = 0A, BuckMd[1:0] = 01			4.8	mA
Maximum Operative Output Current	I <sub>MAXBOUT</sub>		250			mA
Output Voltage	V <sub>BOUT</sub>	25mV step	1		2	V
Output Accuracy	A <sub>CC_BOUT</sub>	V <sub>BIN</sub> = (V <sub>BOUT</sub> + 0.1V) or higher, I <sub>BOUT</sub> = 1mA; average output	-3		+3	%
Dropout Voltage	V <sub>DROP_BUCK</sub>	I <sub>BOUT</sub> = 0A		95	120	mV
Line Regulation Error	VLINEREG_BUCK	$V_{BIN}$ = from 2V to 5V, $V_{BOUT}$ = 1.2V		0.65		%/V
Load Regulation Error	VLOADREG_BUCK	BuckInteg = 1, I <sub>BOUT</sub> = 200mA		23		mV
Line Transient	V <sub>LINETRAN_BUCK</sub>	$V_{BOUT}$ = 1.2V, $V_{BIN}$ = $V_{CC}$ : 2.0V to 5V, 1 $\mu s$ rise time		50		mV
Load Transient	VLOADTRAN_BUCK	I <sub>BOUT</sub> = 0mA to 200mA, 200ns rise time		70		mV
Oscillator Frequency	fosc_вк		1.78	2	2.25	MHz
Passive Discharge Pull-Down Resistance	R <sub>PDL_BK</sub>		5	10	16	kΩ
Active Discharge Current	I <sub>ACTDL_BK</sub>		5.5	17	33	mA
		Time from enable to full current capability; BuckFst = 0		60		
Turn-On Time	<sup>t</sup> ON_BUCK	Time from enable to full current capability; BuckFst = 1		30		- ms
Startup Output Current	I <sub>STUP_BK</sub>	BuckFst = 0		18		mA
Startup Output Current	I <sub>STUP_BK</sub>	BuckFst = 1		42		mA
Short-Circuit Peak Current Limit	ISHRT_BUCK	V <sub>BOUT</sub> = GND.	0.54	0.8	2.19	A
Thermal-Shutdown Threshold	TSHDN_BUCK	T <sub>J</sub> rising		150		°C
Thermal-Shutdown Hysteresis	TSHDN_HYST_BUCK			21		°C

# Power-Management Solution

# **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO (C <sub>LOUT</sub> = 1µF, unl	ess otherwise noted.	Typical values are with I <sub>LOUT</sub> = 10m	A, V <sub>LOUT</sub> =	: 2V)		·
Innut Veltage Dange		LDO mode	1.71		5.5	
Input voltage Range	VLIN	Switch mode	1.2		5.5	
		I <sub>LOUT</sub> = 0A		0.9	1.9	
Quiescent Supply Current	IQ_LDO	I <sub>LOUT</sub> = 0A, LIN UVLO enabled		1.1	2.2	μΑ
		I <sub>LOUT</sub> = 0A, switch mode		0.3	0.5	
Quiescent Supply Current in dropout	IQ_LDO_DRP	I <sub>LOUT</sub> = 0A, V <sub>SET</sub> = 2.8V		2.1	4.6	μA
Maximum Output		V <sub>LIN</sub> > 1.8V	100			
Current	LOUT_MAX	V <sub>LIN</sub> = 1.8V or lower	50			IIIA
Output Voltage	V <sub>LOUT</sub>	100mV step	0.9		4	V
Output Accuracy	ACC <sub>LDO</sub>	$V_{LIN} = (V_{LOUT} + 0.5V)$ or higher, I <sub>LOUT</sub> = 1mA	-3.1		+3.1	%
Dropout Voltage	VDROP_LDO	$V_{LIN} = V_{SET} = 2.7V,$ $I_{LOUT} = 100mA$			100	mV
Line Regulation Error	V <sub>LINEREG_LDO</sub>	V <sub>LIN</sub> = (V <sub>LOUT</sub> + 0.5 V) to 5.5V	-0.5		+0.5	%/V
Load Regulation Error	VLOADREG_LDO	V <sub>LIN</sub> = 1.8V or higher, I <sub>LOUT</sub> = 100μA to 100mA		0.001	0.005	%/mA
Line Trensient	VLINETRAN_LDO	V <sub>LIN</sub> = 4V to 5V, 200ns rise time		±35		
Line Transient		V <sub>LIN</sub> = 4V to 5V,1µs rise time		±25		- mv
Lood Transient	VLOADTRAN_LDO	I <sub>LOUT</sub> = 0mA to 10mA, 200ns rise time		100		m)/
		I <sub>LOUT</sub> = 0mA to 100mA, 200ns rise time		200		
Passive Discharge Pulldown Resistance	R <sub>PDL_LDO</sub>		4	10	18	kΩ
Active Discharge Current	IACTDL_LDO		5	20	40	mA
Switch Mode	Revise	V <sub>LIN</sub> = 1.8V, I <sub>LOUT</sub> = 50mA			1	0
Resistance	NON_LDO	V <sub>LIN</sub> = 1.2V, I <sub>LOUT</sub> = 5mA			3	52
Turn On Time	<b>1</b>	I <sub>LOUT</sub> = 0mA , time from 10% to 90% of final regulation value		0.95		
	'ON_LDO	I <sub>LOUT</sub> = 0mA , time from 10% to 90% of V <sub>LIN</sub> , Switch mode		1.8		ms
Short-Circuit Current	ISHRT LDO	V <sub>LOUT</sub> = GND		380		
Limit	'SHKI_LDU	V <sub>LOUT</sub> = GND, Switch mode		370		

# Power-Management Solution

## **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS			
Thermal-Shutdown Threshold	<sup>t</sup> SHDN_LDO	T <sub>J</sub> rising		150		°C			
Thermal-Shutdown Hysteresis	<sup>t</sup> SHDN_HYST_LDO			21		°C			
		10Hz to 100kHz, $V_{LIN}$ = 5V, $V_{LOUT}$ = 3.3V		150					
Output Naire	OUT	10Hz to 100kHz, $V_{LIN}$ = 5V, $V_{LOUT}$ = 2.5V		125					
	OUT <sub>NOISE_LDO</sub>	10Hz to 100kHz, V <sub>LIN</sub> = 5V, V <sub>LOUT</sub> = 1.2V		90		μv <sub>RMS</sub>			
		10Hz to 100kHz, V <sub>LIN</sub> = 5V, V <sub>LOUT</sub> = 0.9V		80					
BATTERY IMPEDANCE MEASUREMENT									
SWOUT Allowed Supply Range	V <sub>SWOUT</sub>		2		5.5	V			
SWOUT UVLO	U <sub>VLOSWOUT</sub>	Falling edge	1.92		2	V			
SWOUT UVLO Hysteresis	U <sub>VLOHYST</sub>	Hysteresis		30		mV			
V <sub>CC</sub> Impedance Test Current Range	IBIM_CUR	Programmable current source with step change of 2x	250		8000	μΑ			
V <sub>CC</sub> Impedance Test Current Accuracy	IBIM_ACC	V <sub>CC</sub> > 1.2V	-10		10	%			
V <sub>CC</sub> Input Divider Resistance	R <sub>VCC</sub>	V <sub>CC</sub> measure enabled		1.5		MΩ			
Measurable V <sub>CC</sub> Voltage Range	V <sub>CC_FS</sub>	Allowed V <sub>CC</sub> voltages range for SAR ADC operation	1.2		3.6	V			
V <sub>CC</sub> Voltage Resolution LSB	V <sub>CC_LSB</sub>			10.2		mV			
Worst-Case Accuracy		V <sub>CC</sub> = 1.2V	-72		+72				
of Single V <sub>CC</sub> Measurement	VCC_ACC	V <sub>CC</sub> = 3.6V	-100		+100	- mv			
Worst-Case Accuracy		V <sub>CC1</sub> -V <sub>CC2</sub> = 100mV	-22		+22	0/			
Measurement	VCC_ACC_DIFF	$V_{CC1} - V_{CC2} = 1.0V$	-3.5		+3.5	- %			
V <sub>CC</sub> Voltage Wait Time Accuracy	<sup>t</sup> WAIT_ACC	10ms, 100ms, 1s programmable <sup>t</sup> WAIT	-10		+10	%			
SAR ADC V <sub>CC</sub> Voltage Conversion Time	<sup>t</sup> CONV	Actual full V <sub>CC</sub> measurement time is $t_{WAIT} + t_{CONV}$		120		μs			

# Power-Management Solution

## **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MONITOR MULTIPLEXE	R	·	·			
SWIN To MON Switch Resistance	R <sub>MON_SWIN</sub>	V <sub>SWIN</sub> > 1.8V, I <sub>LOAD</sub> = 2mA		80	120	Ω
SWOUT/BIN/HVIN/ HVOUT/LIN To MON Switch Resistance	R <sub>MON_HV</sub>	Sensed pin voltage > 1.8V, I <sub>LOAD</sub> = 500µA			400	Ω
LOUT/BOUT To MON Switch Resistance	R <sub>MON_LV</sub>	Sensed pin voltage > 0.9V, I <sub>LOAD</sub> = 500µA			500	Ω
BBM Time	t <sub>BBM</sub>	Anytime MONCtr[2:0] changed		80		μs
Pulldown Resistance	R <sub>MON_PD</sub>	MONHIZ = 0		100		kΩ
UVLO/POR		·				
Input Voltage Range	V <sub>VCC</sub>		1.8		5.5	V
BIN UVLO Threshold Rising	VTH_BIN_RISE		1.68	1.73	1.77	V
BIN UVLO Threshold Falling	V <sub>TH_BIN_FALLING</sub>		1.66	1.71	1.75	V
LIN UVLO Threshold Rising	VTH_LIN_RISE		1.64	1.68	1.72	V
LIN UVLO Threshold Falling	VTH_LIN_FALLING		1.62	1.66	1.7	V
		Seal mode	0.76	1.21		N
POR Falling	VTH_POR_FALLING	No seal mode	1.55	1.66	1.77	
		Seal mode		1.27	1.71	N
POR Rising	VTH_POR_RISING	No seal mode	1.58	1.69	1.8	
DIGITAL SIGNALS (V <sub>CC</sub>	= 1.8V to 5.5V, unles	s otherwise noted. Typical values ar	e at V <sub>CC</sub> =	2.7V.)		
Input Logic-High (SDA, SCL,SWEN,KIN, BEN,MPC,LEN,HVEN)	V <sub>IH</sub>	No seal mode	1.4			V
Input Logic-Low (SDA, SCL,SWEN,KIN,	VII	No seal mode			0.45	
BEN, MP, LEN, HVEN)	↓ <sup>↓</sup> IL	No seal mode, V <sub>CC</sub> ≥ 2.7V			0.5	V
Input Logic-High, Seal		Seal mode	4.1			V
Mode (SDA, SCL, KIN, MPC)	VIH_SEAL	Seal mode, V <sub>CC</sub> ≥ 2.7V	2.2			V

## Power-Management Solution

#### **Electrical Characteristics (continued)**

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$ ,  $T_A = -40^{\circ}C$  to +85°C, all registers in their default state, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Logic-Low, Seal Mode (SDA, SCL, KIN, MPC)	V <sub>IL_SEAL</sub>	Seal mode			0.5	V
Output Logic-Low (SDA, RST, KOUT)	V <sub>OL</sub>	I <sub>OL</sub> = 4mA			0.4	V
SCL Clock Frequency	fscl		0		400	kHz
KIN Pullup Resistance	R <sub>KIN</sub>			210		kΩ
Bus Free Time Between a Stop and Start Condition	<sup>t</sup> BUF		1.3			μs
Start Condition (Repeated) Hold Time	<sup>t</sup> HD:STA	(Note 2)	0.6			μs
Low Period of SCL Clock	t <sub>LOW</sub>		1.3			μs
High Period of SCL Clock	<sup>t</sup> HIGH		0.6			μs
Setup Time for a Repeated Start Condition	<sup>t</sup> SU:STA		0.6			μs
Data Hold Time	<sup>t</sup> HD:DAT	(Note 3)	0		0.9	μs
Data Setup Time	<sup>t</sup> SU:DAT		100			ns
Setup Time for Stop Condition	tsu:sto		0.6			μs
Spike Pulse Widths Suppressed by Input Filter	t <sub>SP</sub>		50			ns

**Note 1:** All devices are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

Note 2: f<sub>SCL</sub> must meet the minimum clock low time plus the rise/fall times.

Note 3: The maximum t<sub>HD:DAT</sub> has to be met only if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

## **Power-Management Solution**

## **Typical Operating Characteristics**

(V<sub>CC</sub> = V<sub>BIN</sub> = V<sub>LIN</sub> = V<sub>HVIN</sub> = V<sub>SWIN</sub> = 2.7V, T<sub>A</sub> = +25°C, all registers in their default state, unless otherwise noted.)



## **Power-Management Solution**

#### **Typical Operating Characteristics (continued)**

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V, T_A = +25^{\circ}C$ , all registers in their default state, unless otherwise noted.)











# Power-Management Solution

## **Bump Configurations**



#### **Bump Description**

BU	MP		FUNCTION
MAX14720	MAX14750	NAME	FUNCTION
A1	A1	BIN	Buck Regulator Input (must be connected to HVIN on the board). Bypass with a $1\mu\text{F}$ capacitor to GND.
A2	A2	BLX	Buck Regulator Switch
A3	A3	BOUT	Buck Regulator Output. Bypass with a 10µF capacitor to GND.
A4	A4	LIN	LDO Input. Bypass with a 1µF capacitor to GND.
A5	A5	LOUT LDO Output. Bypass with a 1µF capacitor to GND.	
B1	B1	MON	Monitor Multiplexer Output
B2, B3, C2, C3, D2	B2, B3, C2, C3, D2	GND	Ground
B4	B4	V <sub>CC</sub>	Power Supply Input
B5	B5	SWIN	Power Switch Input. SWIN ≤ V <sub>CC</sub>
C1	C1	SDA	Open-Drain I <sup>2</sup> C Serial Data Input/Output
C4	_	MPC	Multipurpose Control Input
	C4	BEN	Active-High Buck Regulator Enable Input

BU	MP		FUNCTION
MAX14720	MAX14750	NAME	FUNCTION
C5	C5	SWOUT	Power Switch Output. Bypass with a 100µF capacitor to GND for battery impedance measurement.
D1	D1	SCL	I <sup>2</sup> C Serial Clock
D3	_	KIN	KEY Input. Active-low button monitor with internal 210k $\Omega$ pullup.
_	D3	SWEN	Active-High Power Switch Enable Input
D4	_	RST	Active-Low, Open-Drain Reset Output
_	D4	LEN	Active-High Linear Regulator Enable Input
D5	D5	CAP	Internal Power Decoupling. Bypass with a 0.1µF capacitor to GND.
E1	E1	HVOUT	Buck-Boost Regulator Output. Bypass with a 10µF capacitor to GND.
E2	E2	HVOLX	Buck-Boost Regulator Boost Switch
E3	E3	HVILX	Buck-Boost Regulator Buck Switch
E4	E4	HVIN	Buck-Boost Regulator Input (Must be Connected to BIN on the Board). Bypass with a $1\mu F$ capacitor to GND.
E5	_	KOUT	KEY Output. Active-low, open-drain buffered copy of KIN.
_	E5	HVEN	Active-High Buck-Boost Regulator Enable Input

## **Bump Description (continued)**

**Note:** All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

## **Block Diagram**



## Power-Management Solution

#### **Detailed Description**

#### **Power Regulation**

The MAX14720/MAX14750 include a buck-boost regulator, a synchronous buck regulator, a low quiescent current linear regulator, and a power switch with integrated battery monitoring. Burst mode operation of the switching regulators provides excellent light-load efficiency and allows the switching regulators to run continuously without significant energy cost.

The buck-boost regulator in the devices is suitable for applications (such as low-power display biasing) that need the voltage present continuously while running from a battery. The buck-boost regulator can also operate in a current-limited mode to reduce current surges to the supply. The current-limiting is implemented by dividing down the frequency of the switching and is dependent on the ratio of the input-to-output voltage. Step-down operation is not allowed when current-limiting is active.

#### UVLO

In addition to the internal power-on-reset (POR) circuit, the devices also have two UVLO circuits that monitor the voltages on BIN and LIN pin to ensure that input voltages are sufficient for proper operation. It is required that the boost and buck-boost are powered from the same voltage so they share a UVLO on the BIN pin. The LDO has its own UVLO on the LIN pin. The UVLO circuits are disabled when the blocks are not enabled to reduce the quiescent current. The devices provide the ability to select which of the two UVLOs are used so that applications with BIN and LIN tied to the same supply can share a single UVLO to reduce quiescent current. The selection is made in the UVLOCfg register and the effects of the different settings are shown in the Table 1. In the MAX14720, if there is a fault in a block that is enabled by the sequencer (every \_Seq[2:0] option except 000, 110 or 111) the part will transition to the shutdown state. The device then waits for the fault to clear before beginning the power on sequence. A fault is any condition that causes the block to turn off when it should be enabled, such as a UVLO condition or thermal shutdown. On MAX14720 versions with BatZUVLO enabled and SWSeq = 001 (always on), the load switch is kept on even in the event of a fault. This allows the device to recover from UVLO fault conditions when it is connected as shown in Figure 11. On devices with these options, in the case of a fault during the power sequencing, a retry counter is incremented. If seven failures in a row occur, retries are aborted and the device returns to OFF mode.

#### **Output Discharge**

The regulators include circuitry to discharge their outputs. Active discharge applies a current sink, while passive discharge applies a load resistor. The active discharge is enabled during hard reset, or for 10ms as the part enters the off/seal mode. It can also be activated in the on state by a register bit when the regulator is disabled. Passive discharge is applied in the off/seal mode if the GlbPasDsc bit is set and can also be applied in the on state by a register bit when the regulator is disabled.

#### Table 1. UVLO Configuration

UVLOCfg	BBBUVLOsel	LDOUVLOsel	BIN UVLO	LIN UVLO
0x00	LIN	LIN	Disabled	Enabled
0x01	LIN	BIN	Enabled	Enabled
0x02	BIN	LIN	Enabled	Enabled
0x03	BIN	BIN	Enabled	Disabled

#### Power On/Off and Reset Control

The MAX14750 provides individual enable pins for each of the primary functions, while the MAX14720 includes a push-button monitor and sequencing controller. Figure 1 shows the basic flow diagram for the power-management control inside the MAX14720. Each primary function of the MAX14720 can be automatically enabled by the sequencing controller. The functions can default to be controlled by the I<sup>2</sup>C configuration registers. The default state is determined by the factory configuration. See I<u>2C</u> Register Descriptions section for more information.

When the device begins the shutdown process, reset is driven low, all functions are disabled and outputs are actively discharged. Then, 10ms later, the device will be in the off state (seal mode) where all functions are disabled except for the power button monitor.

#### **Power Sequencing**

The sequencing of the voltage regulators during poweron is configurable. Each regulator can be configured to be turned on at one of four points during the power-on process. The four points are:  $t_{BOOT}$  after the power-on event, after the RST signal is released, or at two points in between. The two points in between are fixed proportionally to the duration of the POR process, but the overall time of the reset delay is configurable at 80ms, 120ms, 220ms, and 420ms. (Note that the actual turn-on time of some converters may be limited by the soft-starting of the output.) Figure 3 shows the timing relationship. Additionally, the



Figure 1. Power State Diagram for MAX14720

regulators can be preselected to default off and can be turned on with an  $I^2C$  command after reset is released.

#### Battery Impedance Measurement (MAX14720, BatZUVLO Enabled Only)

The MAX14720 contains circuitry to measure the impedance of the power supply. To perform this measurement, SWIN must be connected to  $V_{CC}$ , with no capacitor present on the battery-side; all loads draw their power from the power-switch output (see <u>Typical Application Circuits</u>).

By default, the power switch is configured with a soft-start current limit that prevents potential high current drawn from the battery. This soft-start lasts 60ms after the power switch is turned on.

During battery measurement, the impedance measurement circuitry will open the power switch and record the voltage at the input to the switch before and after a current load is applied. During the measurement, the system must rely on the energy stored in the capacitor attached to the output of the switch for operation. If the SWOUT voltage falls below SWOUT UVLO threshold, the battery measurement is immediately aborted and the power switch closes.



Figure 2. BatZUVLO enabled for MAX14720

## **Power-Management Solution**

The parameters of the current load and the timing of the pulse are specified in registers BatTime(0x0D) and BatCfg(0x0E) when the measurement is requested and the results are presented in registers BatV(0x0F), BatOCV(0x10), and BatLCV(0x11) (see Figure 4). Battery impedance measurement is only available on devices with BatZUVLO enabled (see Table 27).

#### I<sup>2</sup>C Interface

The devices use the two-wire I<sup>2</sup>C interface to communicate with the host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions.

#### I<sup>2</sup>C Addresses

The registers of the devices are accessed through the slave address of 010101Ax (A is configurable by OTP).



Figure 3. Reset Sequence Programming (MAX14720)



Figure 4. Battery Impedance Measurement

# I<sup>2</sup>C Register Map

BO							BoostInd		BuckFst	BuckInteg		LDOMode	SWSoftStart	[1:0]							[1:0]*	RST/LEN	BuckFScl	StayOn	LDO UVLOsel		
81					BoostISet[2:0]	[	BoostEMI		1d[1:0]	BuckMinOT		:n[1:0]	n[1:0]	LCVTm	BatImpCur[2:0]					MONCtr[2:0]	BootDly	MPC/BEN	BuckActDsc		BBBUVLOsel*		
B2				3:0]		BoostVSet[4:0		ckVSet[5:0]	Buck	BuckHysOff	LDOVSet[4:0]	LDOE	SWE	Tm[1:0]							PFNPUDCfg*	KOUT/HVEN	BuckPasDsc		I		lues
B3	pld[7:0]*	Rev[7:0]*	eserved	CIkDivSet[(	I		En[1:0]	Buc	En[1:0]	BuckInd		LDO ActDSC		OCV	LcvDly2Skip	SV[7:0]*	CV[7:0]*	SV[7:0]*	eserved	MONHIZ	SftRstCfg*	<u>KIN</u> /SWEN	I	Ι	Ι	FFCMD[7:0]	Default OTP Va
B4	Chi	Chip	Ŗ		1		Boost		BuckE	BuckCfg		LDO PasDSC		m[1:0]		BC	ŏ	ГО	Å			1		1	l	PWRO	Programmed
B5					1						Ι			BCVT						1	[3:0]*	Ι	Boost ActDsc	Ι	I		
B6							300stSeq[2:0]*		BuckSeq[2:0]*	BuckISet[2:0]	1	LDOSeq[2:0]*	SWSeq[2:0]*		BIMAbort**					1	PwrRstCfg		BoostPasDsc	GlbPasDsc*	I		
B7				CIkDivEn	1	I					I				BIA**					MONEn		1	Boost HysOff	StartOff*	Ι		
REGISTER NAME	Chipld	ChipRev	Reserved	BoostCDiv	BoostISet	BoostVSet	BoostCfg	BuckVSet	BuckCfg	BucklSet	LDOVSet	LDOCfg	SwitchCfg	BatTime	BatCfg	BatBCV	BatOCV	BatLCV	Reserved	MONCfg	BootCfg	PinStat	BBBExtra	HandShk	UVLOCfg	PWROFF	OTPMap
REGISTER ADDRESS	00X0	0×01	0×02	0×03	0x04	0×05	0×06	0×07	0x08	60×0	0×0A	0x0B	0X0C	0x0D	OXOE	0×0F	0x10	0x11	0x12-0x18	0x19	0x1A	0x1B	0x1C	0x1D	0x1E	0x1F	0x20 0x2B

Power-Management Solution

MAX14720/MAX14750

**Note:** All registers reset to default value on hard and soft reset. Reserved Bits: Must not be modified from their default states to ensure proper operation. Bolded Names: Bits default value can be factory configured by OTP. Bolded bits with asterisk are set by OTP only.

\*Read-only \*\*Bits autoreset at the end of impedance measurement (either completed or aborted).

## I<sup>2</sup>C Register Descriptions

#### Table 2. Chipld Register (0x00)

ADDRESS:	0x00 (Read-Only)									
BIT	7	6	5	4	3	2	1	0		
NAME		ChipId[7:0]								
Chip_ld[7:0]	Chip_Id[7:0]	bits show infor	mation about t	he version of t	he MAX14720	/MAX14750.				

#### Table 3. ChipRev Register (0x01)

ADDRESS:	0x01 (Read-Only)										
BIT	7	6	5	4	3	2	1	0			
NAME				ChipR	ev[7:0]						
ChipRev[7:0]	ChipRev[7:0]	bits show info	rmation about	the revision of	the MAX1472	0/MAX14750 s	ilicon.				

## Table 4. BoostCDiv Register (0x03)

ADDRESS:	0x03							
BIT	7	6	5	4	3	2	1	0
NAME	ClkDivEn			·	ClkDivSet[6:0	[]		
ClkDivEn	Boost Currer This allows th 0: Normal O 1: Divided C When the clo frequency. Th ClkDivSet[6: the voltage is than the input	nt-Limited Outp he boost regula peration, Full ( lock Current L ock divider is en ne peak curren 0]. The regulat s below the out it voltage.	ut Mode Enab ator to be oper Dutput Current mited Mode nabled, the bo t is set by Boc or will stop swi put setting. Th	le ated in a curre Capability ost is operated stISet[2:0] and itching when the is mode can c	ent limited outp d with a fixed p d the switching ne voltage is al only be enabled	out mode. leak current limi g frequency is de bove the set poi d once the outpu	it and program etermined by int and will onl ut voltage is so	ımable y run when et higher
ClkDivSet[6:0]	Current-Limit When the cu the frequency	ted Boost Cloc rrent limited m y of the oscillat	k Divider Setti ode is enabled or divided by t	ng l, the frequenc he value of (1	y of the boost 0 + ClkDivSet[	regulator in cur 6:0]). The range	rent limited mo e is f <sub>OSC</sub> /10 to	ode will be o f <sub>OSC</sub> /137.

## Table 5. BoostlSet Register (0x04)

ADDRESS:	0x04							
BIT	7	6	5	4	3	2	1	0
NAME	—	—	—	—	—		BoostISet[2:0]	
BoostlSet[2:0]	Buck-Boost F 000: 0 (Minin 001: 50mA 010: 100mA 011: 150mA 100: 200mA 101: 250mA 110: 300mA 111: 350mA	Peak Current-L mum On-Time	.imit Setting )					

# Power-Management Solution

#### Table 6. BoostVSet Register (0x05)

ADDRESS:	0x05									
BIT	7	6	5	4	3	2	1	0		
NAME	—	BoostVSet[4:0]								
BoostVSet[4:0]	Boost Output 2.5V to 5.0V, 000000 = 2.5 000001 = 2.6  011001 = 5.0 > 011001 = 5	∶Voltage Settin linear scale, 1 V V V .0V	ıg. This setting 00mV increme	is internally la ents	tched and can	change only w	/hen boost is d	isabled.		

## Table 7. BoostCfg Register (0x06)

ADDRESS:	0x06												
BIT	7	6	5	4	3	2	1	0					
NAME	Boost	Seq[2:0] (Read	l-only)	Boost	En[1:0]	_	BoostEMI	BoostInd					
BoostSeq[2:0]	Boost Enable 000 = Disable 001 = Reserv 010 = Enable 011 = Enable 100 = Enable 101 = Reserv 110 = Contro 111 = Contro	Boost Enable Configuration (Read-Only) D00 = Disabled D01 = Reserved D10 = Enabled at 0% of Boot/POR Process Delay Control D11 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Reserved 110 = Controlled by HVEN (MAX14750) 111 = Controlled by BoostEn [1:0] after 100% of Boot/POR Process Delay Control (MAX14720)											
BoostEn[1:0]	Boost Enable 00 = Disable 01 = Enable 10 = Enable 11 = Reserve	e Configuration d. Active disch l when MPC is ed	(effective only arge behavior high	/ when BoostS depends on Bo	eq[2:0] == 111 boostActDsc.	)							
BoostEMI	Boost EMI re 0 = EMI dam 1 = EMI dam	Boost EMI reduction. Dampens ringing of the inductor when in discontinuous mode 0 = EMI damping active (improve EMI) 1 = EMI damping disabled (improve Efficiency)											
BoostInd	Boost Inductance Select 1 = Inductance is 3.3µH 0 = Inductance is 4.7µH												

# Power-Management Solution

## Table 8. BuckVSet Register (0x07)

ADDRESS:	0x07											
BIT	7	6	5	4	3	2	1	0				
NAME	—	—		BuckVSet[5:0]								
BuckVSet[5:0]	Buck Output 1.0V to 2.0V, 000000 = 1.0 000001 = 1.0  101000 = 2.0 > 101000 = 2	Voltage Settin linear scale, 2 00V 025V 0V 2.0V	g This setting i 5mV incremer	is internally lato nts	ched and can c	hange only wh	ien buck is disa	abled.				

#### Table 9. BuckCfg Register (0x08)

ADDRESS:	0x08												
BIT	7	6	5	4	3	2	1	0					
NAME	Buck	Seq[2:0] (Re	ead-only)	Buck	En[1:0]	BuckN	/d[1:0]	BuckFst					
BuckSeq[2:0]	Buck Enab 000 = Disa 001 = Res 010 = Ena 011 = Ena 100 = Ena 101 = Res 110 = Con	Buck Enable Configuration (Read-Only) 100 = Disabled 101 = Reserved 110 = Enabled at 0% of Boot/POR Process Delay Control 111 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Reserved 10 = Controlled by BEN (MAX14750) 111 = Controlled by BuckEn [1:0] after 100% of Boot/POR Process Delay Control											
BuckEn[1:0]	Buck Enak 00 = Disak 01 = Enab 10 = Enab 11 = Rese	ole Configur oled. Active led led when M rved	ation (effective discharge beha PC is high	only when Buc avior depends	kSeq[2:0] == 1 on BuckActDsc	11) 2.							
BuckMd[1:0]	Buck Mod 00 = Burst 01 = Force 10 = Force 11 = Rese	e Select mode d PWM mo d PWM mo rved	de de when MPC	is high									
BuckFst	Buck Fast Start 0 = Normal startup current limit 1 = Double the startup current to reduce the startup time by half												

# Power-Management Solution

# Table 10. BucklSet Register (0x09)

ADDRESS:	0x09											
BIT	7	6	5	4	3	2	1	0				
NAME		BuckISet[2:0]		BuckCfg	BuckInd	BuckHysOff	BuckMinOT	BuckInteg				
BucklSet[2:0]	Buck Peak C 000: 50mA 001: 100mA 010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA 111: 400mA	uck Peak Current Limit Setting )0: 50mA )1: 100mA 10: 150mA 11: 200mA )0: 250mA )1: 300mA 10: 350mA 11: 400mA										
BuckCfg	Buck Configu 0 = set to 0 f 1 = set to 1 f	uration or burst mode or FPWM mod	e									
BuckInd	Buck Inducta 0 = Inductan 1 = Inductan	ance Select ce is 2.2µH ce is 4.7µH										
BuckHysOff	Buck Hyster 0 = Enable c 1 = Disable c	esis Off omparator hys comparator hys	teresis teresis (recorr	nmended to re	educe voltage	e ripple)						
BuckMinOT	Buck Minimu 0 = Enable d 1 = Disable d	Buck Minimum On-Time ) = Enable deglitch delay on comparator for better efficiency 1 = Disable deglitch delay on comparator to minimize voltage ripple										
BuckInteg	Buck Integrate 0 = Helps stabilize the buck regulator for high currents with small output capacitor 1 = Better load regulation at high current (recommended for output capacitance > 6μF)											

#### Table 11. LDOVSet Register (0x0A)

ADDRESS:	0x0A												
BIT	7	6	5	4	3	2	1	0					
NAME		LDOVSet[4:0]											
LDOVSet[4:0]	LDO Output V 0.9V to 4V, lin 00000 = 0.9V 00001 = 1.0V  10000 = 2.5V  11111 = 4.0V	Voltage Setting near scale, 100 / /	g 0mV incremen	ts									

## Table 12. LDOCfg Register (0x0B)

ADDRESS:	0x0B									
BIT	7	6	5	4	3	2	1	0		
NAME	LDOSe	eq[2:0] (Read-C	)nly)	LDOPasDsc	LDOActDsc	LDOE	En[1:0]	LDOMode		
LDOSeq[2:0]	LDO Enable Configuration (Read-Only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Controlled by LEN (MAX14750) 111 = Controlled by LDOEn[1:0] after 100% of Boot/POR Process Delay Control									
LDOPasDsc	LDO Passive 0: LDO outpu 1: LDO outpu	LDO Passive Discharge Control 0: LDO output will be discharged only entering off and hard-reset modes. 1: LDO output will be discharged only entering off and hard-reset modes and when the enable is low.								
LDOActDsc	LDO Active I 0: LDO output 1: LDO output	Discharge Cont ut will be active ut will be active	rol ly discharg ly discharg	ed only entering ed only entering	off and hard-reso off and hard-reso	et modes. et modes and	when the ena	ble is low.		
LDOEn[1:0]	LDO Enable 00 = Disable 01 = Enable 10 = Enable 11 = Reserve	Configuration d d d when MPC is ed	(effective o	nly when LDOSe	q[2:0] == 111)					
LDOMode	LDO Mode C 0 = Normal L 1 = Load swi output is unr change only	LDO Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully on or off depending on the state of LDOEn. When FET is on, the output is unregulated and is not affected by UVLO's control block. This setting is internally latched and can change only when the LDO is disabled.								

## Table 13. SwitchCfg Register (0x0C)

ADDRESS:	0x0C							
BIT	7	6	5	4	3	2	1	0
NAME	SWS	eq[2:0] (Read-	Only)	_	_	SWEn[1:0] SWSoft		
SWSeq[2:0]	SW Enable Configuration (Read-Only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Controlled by SWEN (MAX14750) 111 = Controlled by SWEn[1:0] after 100% of Boot/POR Process Delay Control							
SWEn	SW Enable ( 00 = Disable 01 = Enableo 10 = Enableo 11 = Reserve	Configuration ( d d d when MPC is ed	effective only v high	when SWSeq[2	2:0] == 111)			
SWSoftStart	SW SoftStar 0 = No soft-s 1 = Current I	t tart is present imit of 25mA (t	when the swite yp) is ensured	ch is enabled. for 60ms wher	n the switch is	enabled.		

# Table 14. BatTime Register (0x0D)

ADDRESS:	0x0D								
BIT	7	6	5	4	3	2	1	0	
NAME	—	_	BCVTm[1:0] OCVTm[1:0] LCVTm						
BCVTm[1:0]	Battery Cell Voltage Timing 00: Skip battery measurement 01: Take battery measurement after 10ms delay 10: Take battery measurement after 100ms delay 11: Take battery measurement after 1000ms delay								
OCVTm[1:0]	Battery Open Cell Voltage Timing If this step is skipped, LCV measurement will be taken with switch closed 00: Skip OCV measurement 01: Take OCV measurement after 10ms delay 10: Take OCV measurement after 100ms delay 11: Take OCV measurement after 1000ms delay								
LCVTm[1:0]	Battery Load 00: Skip LC' 01: Take LC 10: Take LC 11: Take LC	ed Cell Voltage / measuremer V measuremer V measuremer V measuremer	e Timing ht ht after 10ms o ht after 100ms ht after 1000ms	lelay delay s delay					

## Table 15. BatCfg Register (0x0E)

ADDRESS:	0x0E									
BIT	7	6	5	4	3	2	1	0		
NAME	BIA	BIMAbort	—	_	LcvDly2Skip		BatImpCur[2:0]			
BIA	Battery Imper Write 1 to sta Bit will remain 0: Battery imp 1: Battery imp	Battery Impedance Active Nrite 1 to start battery impedance measurement. If the measurement is already running, the write is ignored. Bit will remain high until the measurement is completed. D: Battery impedance measurement is not ongoing 1: Battery impedance measurement is ongoing								
BIMAbort	Battery Imper Write 1 to imp 0: Battery imp 1: Battery imp	attery Impedance Measurement Skip /rite 1 to immediately abort the battery impedance measurement : Battery impedance measurement is aborted : Battery impedance measurement is not aborted yet								
LcvDly2Skip	Write 1 to ski delay time all 0: Wait secor 1: Skip secor	p the second c ows V <sub>CC</sub> to re nd delay time nd delay time	lelay time (equ cover its unloa	ual again to L( aded value be	CVTm) after LC <sup>v</sup> fore closing the	✓ Measureme power switch	ent is taken. This again.	s second		
BatImpCur [2:0]	Battery Imper 000: 0 001: 250µA 010: 500µA 011: 1mA 100: 2mA 101: 4mA 110: 8mA 111: Reserve	dance Current								

#### Table 16. BatV Register (0x0F)

ADDRESS:	0x0F (Read-	Only)									
BIT	7	7 6 5 4 3 2 1 0									
NAME		BCV[7:0]									
BCV[7:0]	Battery Voltag 8-bit battery v If BCVTm[2:0 If error occurs	ge Measurem voltage measu )] = 00, BCV[7 s or the measu	ent Result irement: V <sub>CC</sub> = :0] = 0000 000 irement is abo	= [ 2.6 * (BCV[7 0. rted, BCV[7:0]	7:0]/255) + 1.1 =1111 1111.	] V					

#### Table 17. BatOCV Register (0x10)

ADDRESS:	0x10 (Read-Only)									
BIT	7	6	5	4	3	2	1	0		
NAME		OCV[7:0]								
OCV[7:0]	Battery Volta 8-bit battery If OCVTm[2:0 If error occur	ge Measurem voltage measu 0] = 00, OCV[7 s or the measu	ent Result irement: V <sub>CC</sub> = 7:0] =0000 0000 irement is abo	: [2.6 x (OCV[7 0. rted, OCV[7:0]	7:0]/255) + 1.1] =1111 1111.	V				

#### Table 18. BatLCV Register (0x11)

ADDRESS:	0x11 (Read-Only)									
BIT	7	6	5	4	3	2	1	0		
NAME		LCV[7:0]								
LCV[7:0]	Battery Volta 8 bit battery If LCVTm[2:0 If error occur	ge Measureme voltage measu )] = 00, BCV[7 s or the measu	ent Result rement: V <sub>CC</sub> = 0] = 0000 000 irement is abo	= [2.6 x ( LCV[7 0. rted, LCV[7:0]	::0]/255) + 1.1] =1111 1111.	V				

## Table 19. MONCfg Register (0x19)

ADDRESS:	0x19									
BIT	7	6	5	4	3	2	1	0		
NAME	MonEn	_	_	_	MONtHiZ	MONCtr[2:0]				
MonEn	Monitor Enat 0 = Monitor f 1 = Monitor f	Ionitor Enable = Monitor function disabled = Monitor function enabled								
MONtHiZ	MON OFF M 0 = Pulled Lo 1 = Hi-Z	ODE Condition ow by a 100k F	n Pulldown Resis	tor						
MONCtr[2:0]	MON Pin So 000 = MON ( 001 = MON ( 010 = MON ( 100 = MON ( 101 = MON ( 110 = MON ( 111 = MON (	urce Selection connected to S connected to B connected to B connected to B connected to H connected to H connected to L connected to L	WIN WOUT IN OUT IVIN IVOUT IN OUT							

## Table 20. BootCfg Register (0x1A)

ADDRESS:	0x1A (Read-Only)										
BIT	7	6	5	4	3	2	1	0			
NAME		PwrRstCfg[4:0]         SftRstCfg         PFNPUDCfg         BootDly[1:0]									
PwrRstCfg [4:0]	0000: Pin Co 0110: Push-I	)000: Pin Controlled (MAX14750) )110: Push-Button Monitor (MAX14720)									
SftRstCfg	Soft Reset Re 0 = Registers 1 = Registers	Soft Reset Register Default = Registers do not reset to default values on soft reset = Registers reset to default values on soft reset									
PFNPUDCfg	KINPullup/Pullup0 = Pullups a1 = Selective	KIN Pullup/Pulldown Configuration         0 = Pullups and pulldowns on control lines disabled         1 = Selective pullups and pulldowns enabled on KIN pin									
BootDly[1:0]	Boot/POR Pr 00 = 80ms 01 = 120ms 10 = 220ms 11 = 420ms	ocess tRESE	⊺ Delay Contro	ol							

# Table 21. PinStat Register (0x1B)

ADDRESS:	0x1B (Read-Only)								
BIT	7	6	5	4	3	2	1	0	
NAME (MAX14720)	_	_	_	_	KIN	KOUT	MPC	RST	
NAME (MAX14750)	_	_	_	_	SWEN	HVEN	BEN	LEN	
KIN, KOUT, MPC, RST, SWEN, HVEN, BEN, LEN	Input State 0 = Pin low 1 = Pin high								

## Table 22. BBBExtra Register (0x1C)

ADDRESS:	0x1C									
BIT	7	6	5	4	3	2	1	0		
NAME	BoostHysOff	BoostPasDsc	BoostActDsc	-	0	BuckPasDsc	BuckActDsc	BuckFScl		
BoostHysOff	Boost Hystere 0 = Enable co 1 = Disable co	3oost Hysteresis Off ) = Enable comparator hysteresis = Disable comparator hysteresis (recommended to reduce voltage ripple)								
BoostPasDsc	Boost Passive 0: Boost outpu 1: Boost outpu	post Passive Discharge Control Boost output will be discharged only when entering off and hard-reset modes. Boost output will be discharged only when entering off and hard-reset modes and when BoostEn is set to 00.								
BoostActDsc	Boost Active D 0: Boost outpu 1: Boost outpu	Boost Active Discharge Control 0: Boost output will be discharged only when entering off and hard-reset modes. 1: Boost output will be discharged only when entering off and hard-reset modes and when BoostEn is set to 00.								
BuckPasDsc	Buck Passive 0: Buck output 1: Buck output	Discharge Contr t will be discharg t will be discharg	ol ed only when en ed only when en	tering off a tering off a	nd hard-re nd hard-re	set modes. set modes and v	vhen BuckEn is	set to 00.		
BuckActDsc	Buck Active Di 0: Buck output 1: Buck output	Buck Active Discharge Control 0: Buck output will be discharged only when entering off and hard-reset modes. 1: Buck output will be discharged only when entering off and hard-reset modes and when BuckEn is set to 00.								
BuckFScl	Buck Force FE 0: FET Scaling 1: FET Scaling	ET scaling (it rec g only enabled du g enabled during	luces I <sub>Q</sub> by lowe uring the buck tu the buck turn-or	ring the nN rn-on sequ n sequence	IOS power ence and also i	to 20% of the non-	ominal value) e state.			

## Table 23. HandShk Register (0x1D)

ADDRESS:	0x1D (Read-Only)									
BIT	7	6	5	4	3	2	1	0		
NAME	StartOff	GlbPasDsc	—	—	—	—	—	StayOn		
StartOff	Start In Off 1: The device 0: The device	Start In Off 1: The device will start in the off mode. 2: The device begins the power-on sequence after a V <sub>CC</sub> power on reset.								
GlbPasDsc	Global Passi 0: Passive di 1: Passive di	Global Passive Discharge 0: Passive discharge loads are disabled in off mode. 1: Passive discharge loads are enabled in off mode.								
StayOn	Processor Ha This bit is use prevent the p set. 0 = Shutdow 1 = Stay on	Processor Handshake This bit is used to ensure that the processor booted correctly. This bit must be set within 5s of power-on to prevent the part from shutting down and returning to the power-off condition. This bit has no effect after being set. 0 = Shutdown 5s after power-on 1 = Stay on								

## Table 24. UVLOCfg Register (0x1E)

ADDRESS:	0x1E									
BIT	7 6 5 4 3 2 1 0									
NAME	_	_	_	_	—	_	BBBUVLOsel (Read Only)	LDOUVLOsel		
BBBUVLOsel	Buck/Buck-Boost UVLO Select 0: Buck and buck-boost are turned off/on when V <sub>LIN</sub> is less/greater than the LIN UVLO threshold, respectively. 1: Buck and buck-boost are turned off/on when V <sub>BIN</sub> is less/greater than the BIN UVLO threshold, respectively.									
LDOUVLOsel	DOUVLOseI         LDO UVLO Select           0: LDO is turned off/on when V <sub>LIN</sub> is less/greater than the LIN UVLO threshold, respectively.           1: LDO is turned off/on when V <sub>BIN</sub> is less/greater than the BIN UVLO threshold, respectively.									

## Table 25. PWRCFG Register (0x1F)

ADDRESS:	0x1F								
BIT	7	6	5	4	3	2	1	0	
NAME	PWROFFCMD[7:0]								
PWROFFCMD [7:0]	Power-Off Command Writing 0xB2 to this register will place the part in the off state/seal mode. Waking up the device from this mode requires a low pulse on KIN. All other codes = Do nothing								

#### **I<sup>2</sup>C** Interface

The MAX14720/MAX14750 contain an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

#### Start, Stop, And Repeated Start Conditions

When writing to the MAX14720/MAX14750 using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX14720/MAX14750 I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 5.

#### Table 26. I<sup>2</sup>C Slave Addresses

ADDRESS FORMAT	HEX	BINARY
7-Bit Slave ID	0x2A	0101010
Write Address	0x54	0101 0100
Read Address	0x55	01010101



Figure 5. I<sup>2</sup>C START, STOP, and REPEATED START Conditions

#### **Slave Address**

Set the Read/Write bit high to configure the devices to read mode (Table 26). Set the Read/Write bit low to configure the MAX14720/MAX14750 to write mode. The address is the first byte of information sent to the MAX14720/MAX14750 after the START condition.

#### **Bit Transfer**

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *Start, Stop, And Repeated Start Conditions* section). Both SDA and SCL remain high when the bus is not active.

#### Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (Figure 6). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition



Figure 6. Write Byte Sequence

## **Power-Management Solution**

#### **Burst Write**

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 7). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

#### Single Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (<u>I2C Register Descriptions</u>). The following procedure describes the single byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The addressed slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.



Figure 7. Burst Write Sequence



Figure 8. Read Byte Sequence

## **Power-Management Solution**

#### **Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (Figure 9). The following procedure describes the burst byte read operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends a REPEATED START condition
- 7) The master sends the 7-bit slave address plus a read bit (high)
- 8) The slave asserts an ACK on the data line
- 9) The slave sends eight data bits

- 10) The master asserts an ACK on the data line
- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

#### Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14720/MAX14750 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (Figure 10). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.



Figure 9. Burst Read Sequence



Figure 10. Acknowledge

# Power-Management Solution

REGISTER BITS	MAX14750A	MAX14750B	MAX14750C	MAX14720A	MAX14720B	MAX14720C	MAX14720D	MAX14720E
BoostISet[2:0]	100mA	100mA	100mA	100mA	100mA	150mA	100mA	100mA
BoostVSet[4:0]	3.3V	3.3V	3.3V	3.3V	3.3V	3.5V	3.3V	4.5V
BBBUVLOSel	BIN	BIN	BIN	BIN	BIN	BIN	BIN	BIN
LDOUVLOSel	LIN	LIN	BIN	BIN	BIN	LIN	LIN	BIN
BuckVSet[5:0]	1.2V	1.8V	1.25V	1.2V	1.8V	1.2V	1.8V	1.8V
BuckISet[2:0]	300mA	300mA	150mA	300mA	300mA	50mA	150mA	50mA
BuckCfg	Burst	Burst	Burst	Burst	Burst	Burst	Burst	Burst
BuckInd	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2uH
BuckHysOff	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple
BuckMinOT	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple	Lower Ripple
BuckInteg	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy	Higher DC accuracy
I2CAdd	0101010	0101010	0101010	0101010	0101011	0101010	0101011	0101011
StayOn	Stay On	Stay On	Stay On	Stay On	Stay On	Off after 5s	Stay On	Stay On
LDOVSet[4:0]	1.8V	1.2V	1.8V	1.8V	1.8V	1.8V	1.8V	1.8V
BoostSeq[2:0]	HVEN	HVEN	HVEN	BoostEn[1:0]	BoostEn[1:0]	BoostEn[1:0]	BoostEn[1:0]	BoostEn[1:0]
BoostInd	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH	4.7µH	4.7uH
BuckSeq[2:0]	BEN	BEN	BEN	50%	50%	25%	50%	50%
BuckFst	Zero	Zero	Zero	Zero	Zero	Zero	Zero	Zero
LDOSeq[2:0]	LEN	LEN	LEN	50%	LDOEn[1:0]	50%	Always	LDOEn[1:0]
LDOMode	LDO	LDO	LDO	LDO	Load Switch	LDO	LDO	Switch
SWSeq[2:0]	SWEN	SWEN	SWEN	0%	0%	0%	0%	Always
SWSoftStart	None	None	20mA (type) for 60ms	25mA (typ) for 60ms	25mA (typ) for 60ms	20mA (typ) for 60ms	20mA (typ) for 60ms	20mA (typ) for 60ms
BCVTm[1:0]	Skip	Skip	Skip	Skip	Skip	Skip	Skip	10ms
OCVTm[1:0]	Skip	Skip	Skip	Skip	Skip	Skip	Skip	10ms
LCVTm[1:0]	Skip	Skip	Skip	Skip	Skip	Skip	Skip	10ms
LDOPasDSC	Off	Off	Off	Off	Off	Off	Off	Off
LDOActDSC	Off	Off	Off	Off	Off	Off	Off	Active
BatImpCur	0mA	0mA	0mA	0mA	0mA	0mA	0mA	8mA
PwrRstCfg[3:0]	Pin Enable	Pin Enable	Pin Enable	KIN	KIN	KIN	KIN	KIN
SftRstCfg	Hold Regs	Hold Regs	Reset Regs	Hold Regs				
PFNPUDCfg	Disabled	Disabled	Disabled	Enabled	Enabled	Enabled	Enabled	Enabled
BootDly[1:0]	80ms	80ms	80ms	120ms	120ms	220ms	120ms	120ms
StartOff	Power On	Power On	Remain Off	Remain Off	Remain Off	Power On	Remain Off	Power On
GlbPasDsc	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled	Disabled	Disabled
BoostHysOff	More Efficient	More efficient	More efficient	More Efficient	More Efficient	More efficient	More efficient	More efficient

## Table 27. Register Bit Default Values

# Power-Management Solution

REGISTER BITS	MAX14750A	MAX14750B	MAX14750C	MAX14720A	MAX14720B	MAX14720C	MAX14720D	MAX14720E
BoostPasDsc	Off							
BoostActDsc	Off	Active						
BuckPasDsc	Off							
BuckActDsc	Off	Active						
BuckFScl	Zero	One						
ClkDivEna	Disabled							
ClkDivSet[6:0]	0	0	0	0	0	0	0	0
BatZUVLO	Disabled	Enabled						

## Table 27. Register Bit Default Values (continued)

## Table 28. Register Default Values

REGISTER	REGISTER	DEFAULT VALUES									
ADDRESS	NAME	MAX14750A	MAX14750B	MAX14750C	MAX14720A	MAX14720B	MAX14720C	MAX14720D	MAX14720E		
0x00	ChipId	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01		
0x01	ChipRev	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x02		
0x02	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x03	BoostCDiv	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x04	BoostISet	0x02	0x02	0x02	0x02	0x02	0x03	0x02	0x02		
0x05	BoostVSet	0x08	0x08	0x08	0x08	0x08	0x0A	0x08	0x14		
0x06	BoostCfg	0xC0	0xC0	0xC0	0xE0	0xE0	0xE0	0xE0	0xE0		
0x07	BuckVSet	0x08	0x20	0x0A	0x08	0x20	0x08	0x20	0x20		
0x08	BuckCfg	0xC0	0xC0	0xC0	0x80	0x80	0x60	0x80	0x80		
0x09	BucklSet	0xA7	0xA7	0x47	0xA7	0xA7	0x07	0x47	0x07		
0x0A	LDOVSet	0x09	0x03	0x09	0x09	0x09	0x09	0x09	0x09		
0x0B	LDOCfg	0xC0	0xC0	0xC0	0x80	0xE1	0x80	0x20	0xE9		
0x0C	SwitchCfg	0xC0	0xC0	0xC1	0x41	0x41	0x41	0x41	0x21		
0x0D	BatTime	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x19		
0x0E	BatCfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x06		
0x0F	BatBCV	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x10	BatOCV	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x11	BatLCV	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x12	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x13	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x14	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x15	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x16	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x17	Reserved	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
0x18	Reserved	0x34	0x34	0x34	0x34	0x34	0x34	0x34	0x34		

# Power-Management Solution

REGISTER	REGISTER	DEFAULT VALUES								
ADDRESS	NAME	MAX14750A	MAX14750B	MAX14750C	MAX14720A	MAX14720B	MAX14720C	MAX14720D	MAX14720E	
0x1A	BootCfg	0x00	0x00	0x08	0x65	0x65	0x66	0x65	0x65	
0x1B	PinStat	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	
0x1C	BBBExtra	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x23	
0x1D	HandShk	0x01	0x01	0x81	0x81	0x81	0x40	0x81	0x01	
0x1E	UVLOCfg	0x02	0x02	0x03	0x03	0x03	0x02	0x02	0x03	
0x1F	PWROFF	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	

#### Table 28. Register Default Values (continued)

## **Typical Application Circuits**



Figure 11. Lithium Coin Cell

# Power-Management Solution

# Typical Application Circuits (continued)



Figure 12. Removable Li+ Rechargeable

# Power-Management Solution

## **Typical Application Circuits (continued)**



Figure 13. Always-On Coin Cell

# Power-Management Solution

# **Typical Application Circuits (continued)**



Figure 14. Companion Li+ Rechargeable

# Power-Management Solution

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX14720AEWA+	-40°C to +85°C	25 WLP
MAX14720AEWA+T	-40°C to +85°C	25 WLP
MAX14720BEWA+	-40°C to +85°C	25 WLP
MAX14720BEWA+T	-40°C to +85°C	25 WLP
MAX14720CEWA+	-40°C to +85°C	25 WLP
MAX14720CEWA+T	-40°C to +85°C	25 WLP
MAX14720DEWA+	-40°C to +85°C	25 WLP
MAX14720DEWA+T	-40°C to +85°C	25 WLP
MAX14720EEWA+	-40°C to +85°C	25 WLP
MAX14720EEWA+T	-40°C to +85°C	25 WLP
MAX14750AEWA+	-40°C to +85°C	25 WLP
MAX14750AEWA+T	-40°C to +85°C	25 WLP
MAX14750BEWA+	-40°C to +85°C	25 WLP
MAX14750BEWA+T	-40°C to +85°C	25 WLP
MAX14750CEWA+	-40°C to +85°C	25 WLP
MAX14750CEWA+T	-40°C to +85°C	25 WLP

# Chip Information PROCESS: BICMOS

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

**Revision History** 

## **Power-Management Solution**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/15	Initial release	
1	2/16	<i>Worst-Case Accuracy of Single V<sub>CC</sub> Measurement</i> spec updated in <i>Electrical Characteristics</i> table	8
2	8/16	General updates	16, 21, 31–33
3	3/17	Updated Table 27, Table 28, and updated Ordering Informaiton table	31–33, 37
4	5/17	Removed future product designations for MAX14720CEWA+, MAX14720CEWA+T, MAX14720DEWA+, and MAX14720DEWA+T in <i>Ordering Informaiton</i> table	37
5	5/17	Removed future product designations for MAX14720BEWA+, MAX14720BEWA+T, MAX14750BEWA+, and MAX14750BEWA+T	37
6	10/17	Updated Tables 27 and 28, and added MAX14750CEWA+ and MAX14750CEWA+T as future products to the <i>Ordering Information</i> table.	32–33, 38
7	3/18	Updated the Ordering Information table.	38
8	7/18	Updated <i>Detailed Description</i> , Figure 1, Tables 27 and 28, Figure 11; added Figure 2 and renumbered figures; added MAX14720EEWA+ and MAX14720EEWA+T as future products to the <i>Ordering Information</i> table.	15–16, 32–34 38
9	8/18	Removed future product designation from MAX14720EEWA+ and MAX14720EEWA+T in the <i>Ordering Information</i> table.	39
10	4/19	Updated Figure 1 and 2; added overbar for KIN; moved "(MAX14720,BatZUVLO En- abled Only)" from <i>Power Sequencing</i> to <i>Battery Impedence Measurement</i> ; corrected Slave Address in Table 26	10, 16, 18, 27, 30
11	2/20	Updated Figures 1 and 2, Tables 24 and 27	16, 29, 33

#### For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.