

## Low Power 3D Hall Sensor with I<sup>2</sup>C Interface



# User Manual

## About this document

#### Scope and purpose

This document provides product information and descriptions regarding:

- I<sup>2</sup>C Registers
- I<sup>2</sup>C Interface
- Diagnostic

#### Intended audience

This document is aimed at engineers and developers of hard and software using the sensor TLI493D-A2B6.

#### Table of contents



## Table of contents

| 1       | I <sup>2</sup> C Registers   |
|---------|--|
| 1.1     | Registers overview   |
| 1.2     | Register descriptions 4  |
| 1.2.1   | Bit types 4  |
| 1.2.2   | Measurement data and registers combined in the I <sup>2</sup> C parity bit "P" |
| 1.2.3   | Configuration registers combined in the I <sup>2</sup> C parity flag "CF"      |
| 1.2.4   | Mode registers combined in the I <sup>2</sup> C parity flag "FF"               |
| 1.2.5   | Diagnostic, status and version registers    10                                 |
| 2       | I <sup>2</sup> C Interface   |
| 2.1     | I <sup>2</sup> C protocol description  |
| 2.1.1   | General description  |
| 2.1.2   | I <sup>2</sup> C write command   |
| 2.1.3   | I <sup>2</sup> C read commands   |
| 2.1.3.1 | 2-byte read command 17   |
| 2.1.3.2 | 1-byte read command 17   |
| 2.2     | Collision avoidance and clock stretching 19                                    |
| 2.2.1   | Collision avoidance (CA bit = $0_B$ and INT bit = $0_B$ )                      |
| 2.2.2   | Clock stretching ( <b>CA</b> bit = $0_B$ and <b>INT</b> bit = $1_B$ )          |
| 2.3     | Sensor reset by I <sup>2</sup> C 21  |
| 2.4     | Sensor Initialization and Readout example 22                                   |
| 2.5     | Loss of $V_{DD}$ impact on $I^2C$ bus  |
| 3       | Diagnostic   |
| 3.1     | Parity bits and parity flags 24  |
| 3.2     | Power-down flags   |
| 3.3     | Frame Counter  |
| 4       | Terminology  |
| 5       | Revision history   |

#### I<sup>2</sup>C Registers

## 1 I<sup>2</sup>C Registers

The TLI493D-A2B6 includes several registers that can be accessed via Inter-Integrated Circuit interface (I<sup>2</sup>C) to read data as well as to write and configure settings.

#### 1.1 Registers overview

A bitmap overview is presented in **Figure 1**. Basically the following sections are available:

- measurement data (green bits in registers 00<sub>H</sub>till 05<sub>H</sub>)
- sensor status and diagnostics (grey bits in registers  $05_{H}$ ,  $06_{H}$ ,  $10_{H}$  and  $11_{H}$ )
- configuration parameters such as the power mode (orange bits in registers  $10_{H}$ ,  $11_{H}$  and  $13_{H}$ )




Figure 1 TLI493D-A2B6 Bitmap

The diagnostic register  $06_{\rm H}$  contains parity information as a diagnostic mechanism. The bitmap illustrates this and marks the relationship of the sections to this flags with different colored lines/frames around the bit contents.



I<sup>2</sup>C Registers

| Register name | Register long name                               | Address   |
|---------------|--|---|
| Bx, By and Bz | Magnetic values MSBs                             | 00 <sub>H</sub> , 01 <sub>H</sub> , 02 <sub>H</sub> |
| Temp          | Temperature value MSBs                           | 03 <sub>H</sub>                                     |
| Bx2           | Magnetic values LSBs                             | 04 <sub>H</sub>                                     |
| Temp2         | Temperature and magnetic LSBs and device address | 05 <sub>H</sub>                                     |
| Diag          | Sensor diagnostic and status register            | 06 <sub>H</sub>                                     |
| Config        | Configuration register                           | 10 <sub>H</sub>                                     |
| MOD1          | Power mode, interrupt, address, parity           | 11 <sub>H</sub>                                     |
| MOD2          | Low Power Mode update rate                       | 13 <sub>H</sub>                                     |
| Ver           | Version register                                 | 16 <sub>H</sub>                                     |

#### Table 1 Registers overview

#### 1.2 Register descriptions

The I<sup>2</sup>C registers can be read or written at any time. It is recommended to read measurement data in a synchronized fashion, i.e. after an interrupt pulse (/INT). This avoids reading inconsistent sensor or diagnostic data, especially in fast mode. Additionally, several flags can be checked to ensure the register values are consistent and the ADC was not running at the time of readout.

#### 1.2.1 Bit types

The TLI493D-A2B6 contains read bits, write bits and reserved bits.

#### Table 2 Bit Types

| Abbreviation | Function   | Description   |
|--------------|------------|---|
| r            | Read       | Read-only bits  |
| rw           | Read Write | Readable and writable bit   |
|              | Reserved   | Bits that must keep the default values (read prior to write required) |

#### 1.2.2 Measurement data and registers combined in the I<sup>2</sup>C parity bit "P"

The I<sup>2</sup>C communication of the registers in this chapter is protected with the parity bit "P", described in the Diag register with the address 06<sub>H</sub>. See also **Figure 1** - parity bits and related registers.

To make sure all data is consistent, the registers from  $00_H$  to  $06_H$  should be read with the same I<sup>2</sup>C command. Otherwise, the sampled data (X, Y, Z, Temperature) may correspond to different conversion cycles.

I<sup>2</sup>C Registers

#### Magnetic values MSBs



 Register names
 Address
 Reset Value

 Bx, By and Bz
  $00_H 01_H 02_H$   $80_H$  

 7
 0

 Bx, By and Bz (11...4)
 0

| Field         | Bits | Туре | Description  |
|---------------|------|------|--|
| Bx, By and Bz | 7:0  | r    | <b>Bx, By and Bz values</b><br>Signed value as two's complement from the HALL probes in the x, y and z-<br>direction of the magnetic field. Contains the eight Most Significant Bits.<br>If Bz is deactivated the Bz value is the reset value. |

Back to TLI493D-A2B6 Bitmap.

#### Temperature value MSBs

| Register name |   | Address           |  |   |   |  |
|---------------|---|-------------------|--|---|---|--|
| Temp          |   | 03 <sub>H</sub>   |  |   |   |  |
| 7             |   |                   |  |   | 0 |  |
|               | 1 | <b>Temp</b> (114) |  | 1 |   |  |

| Field | Bits | Туре | Description   |
|-------|------|------|---|
| Temp  | 7:0  | r    | <b>Temperature value</b><br>Signed value as two's complement.<br>If the temperature measurement is deactivated, the Temp value is the<br>reset value. |

Back to TLI493D-A2B6 Bitmap.

#### Magnetic values LSBs

| Register name<br>Bx2 |            |              |               | Address<br>04 <sub>H</sub> |   |       | Reset Valu<br>00 |           |  |
|----------------------|------------|--------------|---------------|----------------------------|---|-------|------------------|-----------|--|
|                      | 7          |              |               | 4                          | 3 |       |                  | 0         |  |
|                      |            | <b>Bx</b> (1 | 1<br>30)<br>1 | 1                          |   | By (3 | 0)               |           |  |
| U                    | ser Manual |              |               |                            | 5 | · · · |                  | Ver. 1.11 |  |

#### I<sup>2</sup>C Registers



| Field | Bits | Туре | Description   |
|-------|------|------|---|
| Вх    | 7:4  | r    | <b>Bx value</b><br>Signed value as two's complement from the HALL probes in the x-<br>direction of the magnetic field.<br>Contains the four Least Significant Bits. |
| Ву    | 3:0  | r    | <b>By value</b><br>Signed value as two's complement from the HALL probes in the y-<br>direction of the magnetic field.<br>Contains the four Least Significant Bits. |

#### Back to TLI493D-A2B6 Bitmap.

#### Temperature and magnetic LSBs and device address

| Register nan<br>Temp2 | ne            |   | Add<br>05 |   |         | Reset Value<br>00 <sub>H</sub> |
|-----------------------|---------------|---|-----------|---|---------|--------------------------------|
| 7                     | 6             | 5 | 4         | 3 |         | 0                              |
| Тет                   | <b>o</b> (32) | I | <br>D     |   | Bz (30) |                                |

| Field | Bits | Туре | Description  |
|-------|------|------|--|
| Temp  | 7:6  | r    | <b>Temperature value</b><br>Signed value as two's complement.<br>If the temperature measurement is deactivated, the Temp value is the<br>reset value.  |
| ID    | 5:4  | r    | <b>ID</b><br>Readback of the sensor ID, from <b>IICadr</b> . μC shall verify the address sent by the sensor. See <b>Table 4</b> .  |
| Bz    | 3:0  | r    | <b>Bz value</b><br>Signed value as two's complement from the HALL probes in the z-<br>direction of the magnetic field.<br>Contains the four Least Significant Bits.<br>If Bz is deactivated the Bz value is 0 <sub>H</sub> . |

#### Back to TLI493D-A2B6 Bitmap.



## 1.2.3 Configuration registers combined in the I<sup>2</sup>C parity flag "CF"

The  $I^2C$  communication of the registers in this chapter is protected by the parity bit CF, which is described in the Diag register with the address  $06_{H}$ . See also Figure 1 - parity bits and related registers.

#### **Configuration register**

| Register name<br>Config | 5  |    |    | lress<br>0 <sub>H</sub> |      |     | Reset Value<br>00 <sub>H</sub> |   |
|-------------------------|----|----|----|-------------------------|------|-----|--------------------------------|---|
| 7                       | 6  | 5  | 4  | 3                       | 2    | 1   | 0                              | 1 |
| DT                      | АМ | TR | IG | X2                      | TL_I | mag | СР                             |   |

| Field  | Bits | Туре | Description  |
|--------|------|------|--|
| DT     | 7    | rw   | <b>Disable Temperature</b><br>If 0 <sub>B</sub> temperature measurement is enabled.<br>If 1 <sub>B</sub> temperature measurement is disabled. This means the Bx, By and Bz channels are measured. The Temp channel is disabled and contains the reset value until a new conversion with Temp is done.                            |
| AM     | 6    | rw   | X/Y Angular MeasurementIf $0_B$ the Bz measurement is enabled.If $1_B$ and the DT bit = $1_B$ the Bz measurement is disabled. This means theBx and By channel is measured. The channels Bz and Temp contain thereset values until a new conversion with Bz and Temp is done.Note: If the DT bit = $0_B$ , the AM bit don't care. |
| TRIG   | 5:4  | rw   | Trigger optionsIf PR bit = $1_B$ (1-byte read protocol), the TRIG bits define the trigger modeof the device:If $00_B$ no ADC trigger on read.If $01_B$ ADC trigger on read before first MSB.If $1x_B$ ADC trigger on read after register $05_H$ .If PR bit = $0_B$ these bits have no effect.                                    |
| X2     | 3    | rw   | <b>Short-range sensitivity</b><br>When this bit is set, the sensitivity of the Bx, By, and Bz ADC-conversion is<br>doubled by a longer ADC integration time. The Temp result will not<br>change, neither in sensitivity nor conversion time. See <b>Table 3</b> .  |
| TL_mag | 2:1  | rw   | Magnetic temperature compensationThere are two bits for setting the sensitivity over temperature of thesensor to compensate a magnet temperature coefficient.If $00_B \rightarrow TC_0$ (no compensation)If $01_B \rightarrow TC_1$ If $10_B \rightarrow TC_2$ If $11_B \rightarrow TC_3$  |
| СР     | 0    | rw   | <b>Configuration parity</b><br>The register $10_{\rm H}$ is even parity protected with this bit. On startup or reset, this parity is OK and the <b>CF</b> bit in the status register $06_{\rm H}$ is set.  |





#### Back to TLI493D-A2B6 Bitmap.

#### Table 3 X2 bit

| X2 bit         | Bx (11 0)      | Ву (11 0)      | Bz (11 0)      | T (11 2)     |
|----------------|----------------|----------------|----------------|--------------|
| 0 <sub>B</sub> | Bx full-range  | By full-range  | Bz full-range  | T full-range |
| 1 <sub>B</sub> | Bx short-range | By short-range | Bz short-range | T full-range |

## 1.2.4 Mode registers combined in the I<sup>2</sup>C parity flag "FF"

The I<sup>2</sup>C communication of the registers in this chapter is protected with the parity bit "FF", described in the Diag register with the address  $06_{H}$ . See also Figure 1 - parity bits and related registers.

#### Power mode, interrupt, address, parity

| Register nameAddressMOD111 <sub>H</sub> |    |     |        |   |    | Reset Value<br>00 <sub>H</sub> |    |    |
|---|----|-----|--------|---|----|--------------------------------|----|----|
| -                                       | 7  | 6   | 5      | 4 | 3  | 2                              | 1  | 0  |
|   | FP | 110 | IICadr |   | СА | INT                            | МС | DE |

| Field  | Bits | Туре | Description   |
|--------|------|------|---|
| FP     | 7    | rw   | <b>Fuse parity</b><br>The registers 11 <sub>H</sub> and 13 <sub>H</sub> (bit 7) are odd parity protected with this bit.<br>If this parity bit is incorrect please see <b>FF</b> bit.<br>To exit this state a sensor reset is necessary. |
| llCadr | 6:5  | rw   | $I^2C$ addressBits can be set to $00_B$ , $01_B$ , $10_B$ or $11_B$ to define the slave address in busconfiguration.See Table 4 and data sheet.   |
| PR     | 4    | rw   | <pre>I<sup>2</sup>C 1-byte or 2-byte read protocol<br/>If 0<sub>B</sub> this is the 2-byte read protocol:</pre>   |
| CA     | 3    | rw   | Collision avoidance<br>Clock stretching only in master-controlled and low-power mode, not in<br>fast mode.<br>The CA bit interacts with the INT bit, see Table 5 and Chapter 2.2.   |

#### I<sup>2</sup>C Registers



| Field | Bits | Туре | Description   |
|-------|------|------|---|
| INT   | 2    | rw   | Interrupt enabledIf 1 <sub>B</sub> /INT disabledIf 0 <sub>B</sub> /INT enabled: After a completed measurement and ADC-conversion,an /INT pulse will be generated.For bus configurations /INT timing constraints between I <sup>2</sup> C data transfersand interrupt pulses must be monitored and aligned.The INT bit interacts with the CA bit, see Table 5.   |
| MODE  | 1:0  | rw   | Power modeIf $00_B$ Low Power Mode:Cyclic measurements and ADC-conversions with a update rate, defined inthe PRD registers. "No ADC trigger" must be used, see Table 6 and TRIG.If $01_B$ Master Controlled Mode (Power Down mode):Measurement triggering depends on the PR bit and is possible with I <sup>2</sup> Csub address byte (see Table 6) or TRIG bits.If $10_B$ is reserved and must not be used.If $11_B$ Fast Mode:The measurements and ADC-conversions are running continuously. It isrecommended to set INT = $0_B$ and use a I <sup>2</sup> C clock speed $\geq 800$ kHz. |

#### Back to TLI493D-A2B6 Bitmap.

#### Table 4 Device address overview

The addresses are selected to ensure a minimum Hamming distance of 4 between them.

| Address write                 | Address read                  | llCadr (bit-6) | IICadr (bit-5) | ID (bit-5)     | ID (bit-4)     |
|-------------------------------|-------------------------------|----------------|----------------|----------------|----------------|
| 6A <sub>H</sub> <sup>1)</sup> | 6B <sub>H</sub> <sup>1)</sup> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> | 0 <sub>B</sub> |
| 44 <sub>H</sub>               | 45 <sub>H</sub>               | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> | 1 <sub>B</sub> |
| F0 <sub>H</sub>               | F1 <sub>H</sub>               | 1 <sub>B</sub> | 0 <sub>B</sub> | 1 <sub>B</sub> | 0 <sub>B</sub> |
| 88 <sub>H</sub>               | 89 <sub>H</sub>               | 1 <sub>B</sub> | 1 <sub>B</sub> | 1 <sub>B</sub> | 1 <sub>B</sub> |

1) Default address after start up or reset.

#### Table 5 /INT (interrupt) and clock stretching

In case the microcontroller tries to read sensor data the clock stretching pulls the SCL /INT line to low, as long as the measurement and ADC-conversion is not finished.

| CA             | INT            | Configuration   |
|----------------|----------------|---|
| 0 <sub>B</sub> | 0 <sub>B</sub> | /INT is enabled and will not be transmitted between <start> and <stop>.<br/>/INT collision avoidance active.</stop></start>   |
| 0 <sub>B</sub> | 1 <sub>B</sub> | /INT disabled. Clock stretching enabled.<br>Suppress sensor read out during ongoing ADC conversion.<br>This configuration must not be used with the "read" trigger-bits (7:5) = $010_B$ or $011_B$ (see Table 6) or with the trigger option TRIG bit = $01_B$ . |
| 1 <sub>B</sub> | 0 <sub>B</sub> | /INT is enabled and will be transmitted between <start> and <stop>.<br/>/INT may collide with I<sup>2</sup>C clock from microcontroller.</stop></start>   |
| 1 <sub>B</sub> | 1 <sub>B</sub> | /INT disabled. Clock stretching disabled.<br>Unsynchronized sensor readouts may collide with ADC conversion.  |



#### I<sup>2</sup>C Registers

#### Low Power Mode update rate

| Register nam<br>MOD2 | e |   | Address<br>13 <sub>H</sub> |          |   |   | Reset Value<br>(bits 7:5) 000 <sub>B</sub> |
|----------------------|---|---|----------------------------|----------|---|---|--|
| 7                    | 6 |   |                            |          | - |   | 0  |
| PRD                  |   | 1 | I                          | Reserved | I | 1 |  |

| Field    | Bits | Туре | Description                  |
|----------|------|------|------------------------------|
| PRD      | 7    | rw   | Update rate settings         |
|          |      |      | If $O_B f_{Update} = fast.$  |
|          |      |      | If $1_B f_{Update} = slow$ . |
| Reserved | 6:0  |      | Factory settings             |

Back to TLI493D-A2B6 Bitmap.

#### 1.2.5 Diagnostic, status and version registers

The device provides diagnostic and status information in register 06<sub>H</sub> and version information in register 16<sub>H</sub>.

#### Sensor diagnostic and status register

| Register name<br>Diag | ame Address<br>06 <sub>H</sub> |    |   |     |     |     | Reset Value<br>60 <sub>H</sub> |
|-----------------------|--------------------------------|----|---|-----|-----|-----|--------------------------------|
| 7                     | 6                              | 5  | 4 | 3   | 2   | 1   | 0                              |
| Р                     | FF                             | CF | т | PD3 | PD0 | FRM |                                |

| Field | Bits | Туре | Description  |
|-------|------|------|--|
| Ρ     | 7    | r    | <b>Bus parity</b><br>This bit adds up to an odd parity of the registers $00_H$ through $05_H$ (including $05_H$ ), described in <b>Chapter 1.2.2</b> .<br>The parity bit is generated during the l <sup>2</sup> C readout. The address byte, register byte and acknowledge bits are not included in the parity sum.<br>If the parity calculated by the microcontroller after l <sup>2</sup> C reads is incorrect, these values must be treated as invalid. |

## I<sup>2</sup>C Registers



| Field | Bits | Туре | Description   |
|-------|------|------|---|
| FF    | 6    | r    | Fuse parity flagProvides a flag from the internal fuse parity check of registers $11_H$ and $13_H$ (bit 7). This parity check includes the FP bit.If $1_B$ parity is OK.If $0_B$ the parity is not correct. The sensor must be considered defectiveand must no longer be used. A sensor with an invalid fuse paritydisconnects its SDA. It will automatically go to low-power mode and onlyuses the /INT signal to communicate the error (collision avoidance isenabled). |
| CF    | 5    | r    | <ul> <li>Configuration parity flag</li> <li>Provides a flag from the internal configuration parity check of register</li> <li>10<sub>H</sub>. This parity check includes the CP bit.</li> <li>After startup or after reset the CP bit is true.</li> <li>If 1<sub>B</sub> parity is OK.</li> <li>If 0<sub>B</sub> parity is not OK.</li> </ul>   |
| т     | 4    | r    | <b>T bit</b><br>If $1_B$ data in registers $00_H$ till $05_H$ are invalid measurement data.<br>If $0_B$ data in registers $00_H$ till $05_H$ are valid measurement data.  |
| PD3   | 3    | r    | <b>Power-down flag 3</b><br>If $1_B$ ADC-conversion of Temp is completed and valid measurement data can be read out. Thus it must be $1_B$ at readout.<br>If $0_B$ ADC-conversion of Temp is running and read measurement data are invalid. Any readout with PD3 bit = $0_B$ should be considered invalid.<br>At startup, this is $0_B$ until one ADC conversion has been performed. The value then changes to $1_B$ .  |
| PD0   | 2    | r    | <b>Power-down flag 0</b><br>If $1_B$ the ADC conversion of Bx is completed and valid measurement data can be read out. Thus it must be $1_B$ at readout.<br>If $0_B$ the ADC conversion of Bx is running and read measurement data are invalid. Any readout with PD0 bit = $0_B$ should be considered invalid.<br>At startup, this is $0_B$ until one ADC conversion has been performed. The value then changes to $1_B$ .  |
| FRM   | 1:0  | r    | <b>Frame counter</b><br>Increments at every updated ADC-conversion, once a X/Y/Z/T or X/Y/Z or X/Y conversion is completed and the new measurement data have been stored in the registers 00 <sub>H</sub> till 05 <sub>H</sub> .<br>The microcontroller shall check if bits change in consecutive conversion runs.  |

Back to TLI493D-A2B6 Bitmap.

# infineon

#### TLI493D-A2B6

## I<sup>2</sup>C Registers

#### Version register

| Register name<br>Ver |   |    |    | ress<br><sup>6</sup> H |     | Reset Value<br>C9 <sub>H</sub> , D9 <sub>H</sub> or E9 <sub>H</sub> |
|----------------------|---|----|----|------------------------|-----|---|
| 7                    | 6 | 5  | 4  | 3                      |     | 0   |
| Reserved             |   | ТҮ | PE | 1                      | HWV | I<br>   |

| Field    | Bits | Туре | Description   |  |
|----------|------|------|---|--|
| Reserved | 7:6  |      | Factory settings  |  |
| ТҮРЕ     | 5:4  | r    | <b>Chip feature</b><br>If 11 <sub>B</sub> : device without Wake Up feature. |  |
| HWV      | 3:0  | r    | Hardware revision<br>If 9 <sub>H</sub> it is the B21 design step.           |  |

Back to TLI493D-A2B6 Bitmap.

#### I<sup>2</sup>C Interface



## 2 I<sup>2</sup>C Interface

The TLI493D-A2B6 uses Inter-Integrated Circuit (I<sup>2</sup>C) as the communication interface with the microcontroller.

#### The I<sup>2</sup>C interface has three main functions:

- Sensor configuration.
- Transmit measurement data.
- Interrupt handling.

#### This sensor provides two I<sup>2</sup>C read protocols:

- 16-bit read frame (μC is driving data), so called **2-byte read command**.
- 8-bit read frame (µC is driving data), so called 1-byte read command.

#### 2.1 I<sup>2</sup>C protocol description

The TLI493D-A2B6 provides one I<sup>2</sup>C write protocol, based on 2 bytes and two I<sup>2</sup>C read protocols. Default is the 2-byte read protocol. With the **PR** bit it can be selected, if the 1-byte read protocol or the 2-byte read protocol is used.

#### 2.1.1 General description

- The interface conforms to the I<sup>2</sup>C fast mode specification (400kBit/sec max.), but can be driven faster according to the data sheet.
- The TLI493D-A2B6 does not support "repeated starts". Each addressing requires a start condition.
- The interface can be accessed in any power mode.
- The data transmission order is Most Significant Bit (MSB) first, Least Significant Bit (LSB) last.
- A I<sup>2</sup>C communication is always initiated with a start condition and concluded with a stop condition by the master (microcontroller). During a start or stop condition the SCL line must stay "high" and the SDA line must change its state: SDA line falling = start condition and SDA line rising = stop condition.
- Bit transfer occur when the SCL line is "high".
- Each byte is followed by one ACK bit. The ACK bit is always generated by the recipient of each data byte.
   If <u>no error</u> occurs during the data transfer, the ACK bit will be set to "<u>low</u>".
  - If <u>an error</u> occurs during the data transfer, the ACK bit will be set to "<u>high</u>".
  - If the communication is finished (before the Stop condition), the ACK bit must be set to "high".

#### 2.1.2 I<sup>2</sup>C write command


Write I<sup>2</sup>C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- The register address identifies the register in the bitmap (according to **Figure 1**) with which the first data byte will be written.
- Data bytes are transmitted as long as the SCL line generates pulses. Each additional data byte increments the register address until the stop condition occurs.
- Bytes transmitted beyond the register address frame are ignored and the corresponding ACK bit is sent "high", indicating an error.

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C write communication frame consists of:

- The start condition.
- The sensor address, according to Table 4.
- Write command bit = "low" (read = "high").
- Acknowledge ACK.
- Trigger bits, according to Table 6.
- The register address, according to Figure 1.
- Acknowledge ACK.
- Writing of one or several bytes to the sensor, each byte followed by an acknowledge ACK.
- The stop condition.



General I<sup>2</sup>C write frame format: Write data from microcontroller to sensor Figure 2

#### Trigger bits in the I<sup>2</sup>C protocol

The trigger bits are used in Power Down Mode. The Power Down Mode is used in the Master Controlled Mode, when no measurement is running. Thus the trigger bits are relevant for the Master Controlled Mode as well.

For a more silent measurement environment it is recommended to separate the measurement and the communication as much as possible, by using the trigger bits =  $001_{B}$  or trigger bits =  $100_{B}$  and communicate between two measurements with reduced overlap of measurement and communication.

| Read/Write<br>command | Trigger-<br>bit 7 | Trigger-<br>bit 6 | Trigger-<br>bit 5 | Trigger command                                     |
|-----------------------|-------------------|-------------------|-------------------|---|
|                       | 0 <sub>B</sub>    | 0 <sub>B</sub>    | 0 <sub>B</sub>    | no ADC trigger                                      |
| 0 <sub>B</sub>        | 0 <sub>B</sub>    | 0 <sub>B</sub>    | 1 <sub>B</sub>    | ADC trigger after write frame is finished, Figure 4 |
| 0 <sub>B</sub>        | 0 <sub>B</sub>    | 1 <sub>B</sub>    | 0 <sub>B</sub>    | no ADC trigger                                      |
| 0 <sub>B</sub>        | 0 <sub>B</sub>    | 1 <sub>B</sub>    | 1 <sub>B</sub>    | ADC trigger after write frame is finished, Figure 4 |
| 0 <sub>B</sub>        | 1 <sub>B</sub>    | 0 <sub>B</sub>    | 0 <sub>B</sub>    | no ADC trigger                                      |
| 0 <sub>B</sub>        | 1 <sub>B</sub>    | 0 <sub>B</sub>    | 1 <sub>B</sub>    | ADC trigger after write frame is finished, Figure 4 |
| 0 <sub>B</sub>        | 1 <sub>B</sub>    | 1 <sub>B</sub>    | 0 <sub>B</sub>    | no ADC trigger                                      |
| 0 <sub>B</sub>        | 1 <sub>B</sub>    | 1 <sub>B</sub>    | 1 <sub>B</sub>    | must not be used                                    |
| 1 <sub>B</sub>        | 0 <sub>B</sub>    | 0 <sub>B</sub>    | 0 <sub>B</sub>    | no ADC trigger                                      |
| 1 <sub>B</sub>        | 0 <sub>B</sub>    | 0 <sub>B</sub>    | 1 <sub>B</sub>    | no ADC trigger                                      |
| 1 <sub>B</sub>        | 0 <sub>B</sub>    | 1 <sub>B</sub>    | 0 <sub>B</sub>    | ADC trigger before first MSB, Figure 3              |
| 1 <sub>B</sub>        | 0 <sub>B</sub>    | 1 <sub>B</sub>    | 1 <sub>B</sub>    | ADC trigger before first MSB, Figure 3              |

Table 6 1<sup>2</sup>C trigger hits






#### I<sup>2</sup>C Interface

| Table 6               | I-C trigger t     |                   |                   |   |
|-----------------------|-------------------|-------------------|-------------------|---|
| Read/Write<br>command | Trigger-<br>bit 7 | Trigger-<br>bit 6 | Trigger-<br>bit 5 | Trigger command                                       |
| 1 <sub>B</sub>        | 1 <sub>B</sub>    | 0 <sub>B</sub>    | 0 <sub>B</sub>    | ADC trigger after register 05 <sub>H</sub> , Figure 5 |
| 1 <sub>B</sub>        | 1 <sub>B</sub>    | 0 <sub>B</sub>    | 1 <sub>B</sub>    | ADC trigger after register 05 <sub>H</sub> , Figure 5 |
| 1 <sub>B</sub>        | 1 <sub>B</sub>    | 1 <sub>B</sub>    | 0 <sub>B</sub>    | ADC trigger after register 05 <sub>H</sub> , Figure 5 |
| 1 <sub>B</sub>        | 1 <sub>B</sub>    | 1 <sub>B</sub>    | 1 <sub>B</sub>    | must not be used                                      |

| Table 6 | I <sup>2</sup> C trigger bits (cont' | Ч) |
|---------|--------------------------------------|----|
| Table 6 | ITC TRIBBER DITS (CONU               | u) |







Figure 4 ADC trigger after write frame is finished,  $I^2C$  trigger bits  $001_B$ .



#### I<sup>2</sup>C Interface



#### Example I<sup>2</sup>C write communication

An example of a write communication is provided in Figure 6.

In this example the sensor with the address  $6A_H / 6B_H$  (see **Table 4**) should be configured for:

- Master Controlled Mode,
- /INT disabled,
- Clock stretching enabled,
- No trigger of a measurement.
- Other settings should be kept as is.

Implementation:

- The microcontroller generates a start condition.
- Configuration changes can only be performed with a write command. The address for write operation of this sensor is 6A<sub>H</sub> = 01101010<sub>B</sub>.
- If the sensor detects no error, the ACK =  $0_B$  is transmitted back to the microcontroller.
- No measurement is performed if the trigger bits = 000<sub>B</sub>.
- The register to change the required settings is  $11_{H}$  according the bitmap Figure 1 =  $10001_{B}$ .
- If the sensor detects no error, the ACK =  $0_B$  is transmitted back to the microcontroller.
- The parity bit "FP" is the odd parity of the registers 11<sub>H</sub> and 13<sub>H</sub> (bits 7:5), see FP register, thus it is not possible to quantify it in this example.
- The sensor address should not be changed, i.e. the sensor address  $6A_H / 6B_H$  should be kept. Thus the **IICadr** bits =  $00_B$ , see **IICadr** registers.
- The 2-byte protocol should be kept as is. Thus the **PR** bit =  $0_B$ .
- In order to enable clock stretching and disable /INT the CA bit must be set to 0<sub>B</sub> and the INT bit must be set to 1<sub>B</sub> (see Table 5).
- To use the Master Controlled Mode the MODE bits must be set to  $01_{B}$ .
- If the sensor detects no error the ACK =  $0_B$  is transmitted back to the microcontroller.
- The microcontroller generates the stop condition.




Figure 6 Example I<sup>2</sup>C frame format 2-byte: Write data from microcontroller to sensor

#### I<sup>2</sup>C Interface



#### 2.1.3 I<sup>2</sup>C read commands

Read I<sup>2</sup>C communication description:

- The purpose of the sensor address is to identify the sensor with which communication should occur. The sensor address byte is required independently of the number of sensors connected to the microcontroller.
- Only available in the 2-byte read command: The register address identifies the register in the bitmap (according Figure 1) from which the first data byte will be read.
   In the 1-byte read command the read out starts always at the register address 00<sub>H</sub>.
- As many data bytes will be transferred as long as pulses are generated by the SCL line. Each additional data byte increments the register address. Until the stop condition occurs.
- If bytes are read beyond the register address frame the sensor keeps the SDA =  $1_{B}$ .
- If the microcontroller reads data and does not acknowledge the sensor data (ACK = 1<sub>B</sub>) the sensor keeps the SDA = 1<sub>B</sub> until the next stop condition.

#### 2.1.3.1 2-byte read command

The I<sup>2</sup>C read communication frame consists of:

- The start condition.
- The sensor address, according to Table 4.
- Read command bit = "high" (write = "low").
- Acknowledge ACK.
- Trigger bits, according to Table 6.
- The register address, according to Figure 1.
- Acknowledge ACK.
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK.
- The stop condition.




Figure 7 General I<sup>2</sup>C frame format 2-byte: Read data from sensor to microcontroller

#### 2.1.3.2 1-byte read command

The 1-byte read mode can be entered, by configuring the **PR** bit with an write communication. E.g. with the write cycle:

- start condition
- 6A<sub>H</sub> (sensor address)
- 11<sub>H</sub> (register address)
- XXX1 XXXX<sub>B</sub> (**PR** bit = 1<sub>B</sub>)
- stop condition

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C communication frame consists of:

- The start condition.
- The sensor address, according to Table 4.
- Read command bit = "high" (write = "low").
- Acknowledge ACK.
- Reading of one or several bytes from the sensor, each byte followed by an acknowledge ACK.
- The stop condition.




Figure 8 General I<sup>2</sup>C frame format 1-byte: Read data from sensor to microcontroller

#### Example I<sup>2</sup>C 1-byte read communication

An example of a read communication is provided in Figure 9.

In this example, the sensor with the address  $6A_H / 6B_H$  (see **Table 4**) should read out the measurement values, registers  $00_H - 05_H$  and the diagnostic register  $06_H$ :

Implementation:

- The microcontroller generates a start condition.
- The address for read operation of this sensor is  $6B_{H} = 01101011_{B}$ . This address value must be transmitted by the microcontroller to the sensor.
- If the sensor detects no error, the ACK =  $0_B$  is transmitted back to the microcontroller.
- The microcontroller must go on clocking the SCL line.
- The sensor transmits 8 data bits of register  $00_{H}$  to the microcontroller.
- If the microcontroller detects no error the ACK =  $0_B$  is transmitted back to the sensor.
- The microcontroller must go on clocking the SCL line.
- The sensor transmits 8 data bits of register  $01_{H}$  to the microcontroller.
- ..
- After transmitting the register  $06_{\rm H}$  the microcontroller transmits a NACK.
- The microcontroller generates the stop condition.



#### I<sup>2</sup>C Interface Read command Sensor address Read data reg. , 22H, 03H, 04H, 054 Stop condition Start condition 014 Read data reg. 00<sub>H</sub> ACK ACK Read data reg. 06<sub>H</sub> NACK SDA n SCL I<sup>2</sup>C slave is driving data (sensor) $I^2C$ master is driving data ( $\mu C$ ) Example I<sup>2</sup>C frame format 1-byte: Read data from sensor to microcontroller Figure 9

#### 2.2 Collision avoidance and clock stretching

TLI493D-A2B6

Using the configuration bits **CA** and **INT**, collision avoidance and clock stretching can be configured. An overview is given in **Table 5**. An example without collision avoidance and clock stretching is shown in **Figure 10**. In this example:

- the sensor interrupt disturbs the I<sup>2</sup>C clock, causing an additional SCL pulse which shifts the data read out by one bit.
- the data read out starts when the ADC conversion is running.




Figure 10 Example without collision avoidance CA bit =  $1_B$  and INT bit =  $0_B$ 


#### 2.2.1 Collision avoidance (CA bit = $0_B$ and INT bit = $0_B$ )

In a bus configuration combined with an activated interrupt signal /INT it must be assured, that during any communication no interrupt /INT occurs. With collision avoidance enabled, the sensor monitors for any start/stop condition, even if it does not detect a valid bus address. The interrupt signal /INT is omitted whenever a start condition is detected, as shown in Figure 11, in contrast to Figure 10. Only after a stop condition is detected, the interrupt signal /INT is generated by the sensor.

It is strongly recommended to use the collision avoidance feature whenever the interrupt signal /INT is used.



#### I<sup>2</sup>C Interface



#### 2.2.2 Clock stretching (CA bit = $0_{\rm B}$ and INT bit = $1_{\rm B}$ )

With the clock stretching feature, the data read out starts after the ADC conversion is finished. Thus it can be avoided that during an ADC conversion old or corrupted measurement results are read out, which may occur when the ADC is writing to a register while this is being read out by the microcontroller. The clock stretching feature is shown in Figure 12 in combination with a 1-byte read command. Clock stretching can also be used with a 2-byte read command.

The sensor pulls the SCL line to low during the following situation:

- An ADC conversion is in progress.
- The sensor is addressed for register read (writes are never affected by clock stretching).
- The sensor is about to transmit the valid ACK in response to the I<sup>2</sup>C addressing of the microcontroller.




Figure 12 Example with clock stretching CA bit =  $0_B$  and INT bit =  $1_B$ 

#### I<sup>2</sup>C Interface



#### 2.3 Sensor reset by I<sup>2</sup>C

If the microcontroller is reset, the communication with the sensor may be corrupted, possibly causing the sensor to enter an incorrect state. The sensor can be reset via the  $I^2C$  interface by sending the following command sequence from the microcontroller to the sensor:

- Start condition,
- sending FF<sub>H</sub>,
- stop condition.
- Start condition,
- sending FF<sub>H</sub>,
- stop condition.
- Start condition,
- sending 00<sub>H</sub>,
- stop condition.
- Start condition,
- sending 00<sub>H</sub>,
- stop condition.
- 30µs delay.

After a reset, the sensor must be reconfigured to the desired settings. The reset sequence uses twice the identical data to assure a proper reset, even when an unexpected /INT pulse occurs.

Spikes can be interpreted as bus signals causing an action. E.g. when the collision avoidance feature is active and if the SDA line spikes together with SCL line this could be interpreted as start condition, blocking further /INT pulses until a stop condition appears on the bus. In such a case the sensor must be reset in order to initialize it. If the sensor does not respond after the reset, it must be considered defective.

Such spikes may occur as the sensor powers up. Because of this we recommend to using the reset sequence after each power up before configuring the sensor.

If the microcontroller resets during an ongoing  $I^2C$  communication, the SDA line could get stuck low. This would block the  $I^2C$  bus and is a well-known limitation of the  $I^2C$  interface. To recover from this situation please use the reset sequence described in this chapter.



#### I<sup>2</sup>C Interface

#### 2.4 Sensor Initialization and Readout example

To ensure that both the microcontroller and the sensor are synchronized and properly initialized, it is recommended to apply the I<sup>2</sup>C reset and upload the fuse register settings each time the microcontroller is reset, see **Figure 13**.




Figure 13 Microcontroller software flowchart for TLI493D-A2B6



#### I<sup>2</sup>C Interface

## 2.5 Loss of $V_{DD}$ impact on I<sup>2</sup>C bus

If the SDA or SCL line is pulled "low" and the sensor is disconnected from the V<sub>DD</sub> supply line, the affected I<sup>2</sup>C line will most likely get a stuck in the Low state and will interfere with the communication on the bus.




Figure 14 Example of I<sup>2</sup>C bus and a TLI493D-A2B6 with disconnected V<sub>DD</sub>

When  $V_{\mbox{\scriptsize DD}}$  is pulled to GND the SDA and SCL line will not disturb the bus.

#### Diagnostic



#### 3 Diagnostic

The sensor TLI493D-A2B6 provides diagnostic functions. These functions are running in the background, providing results, which can be checked by the microcontroller for the verification of the measurement results.

To ensure the integrity of received data the following diagnostic functions are available.

#### 3.1 Parity bits and parity flags

#### Parity bits:

- **FP** (mode parity bit)
- **CP** (configuration parity bit)
- P (bus parity bit)

#### Parity flags:

- FF (mode parity flag)
- **CF** (configuration parity flag)

#### 3.2 Power-down flags

During measurements and during ADC conversion, the sensor monitors if the supply voltage is correct and if the conversion is finished. This is indicated by the PD3 and PD0 registers.

#### 3.3 Frame Counter

The frame counter **FRM** registers are incremented by one when a conversion is completed.

#### Terminology



# 4 Terminology

| Α                      |  |
|------------------------|--|
| ACK                    | Acknowledge  |
| ADC                    | Analog/Digital Converter   |
| adr                    | address  |
| E                      |  |
| EMC                    | Electromagnetic Compatibility  |
| G                      |  |
| GND                    | Ground   |
| I                      |  |
| ID                     | IDentification   |
| I <sup>2</sup> C (I2C) | Inter-Integrated Circuit   |
| /INT                   | Interrupt pin, Interrupt signal  |
| L                      |  |
| LSB                    | Least Significant Bit  |
| М                      |  |
| Magnetic field         | Magnetic flux density that the sensor measures.  |
| min                    | minimum  |
| MSB                    | Most Significant Bit   |
| max                    | maximum  |
| Ρ                      |  |
| PCB                    | Printed Circuit Board  |
| R                      |  |
| reg                    | register   |
| S                      |  |
| SCL                    | Clock pin  |
| SDA                    | Data pin   |
| Sensor                 | Refers to the TLI493D-A2B6 product   |
| Sensor module          | Refers to the TLI493D-A2B6 product and all the passive elements in the customer's module                               |
| Supply                 | Refers to the sensor supply pins V <sub>DD</sub> and GND (the unused pins are assumed to be connected to GND as well). |
| V                      |  |
| V <sub>DD</sub>        | Supply voltage   |
| μ                      |  |
| μC                     | Microcontroller  |

**Revision history** 



# 5 Revision history

| Revision  | Date       | Changes   |
|-----------|------------|---|
| Ver. 1.11 | 2019-05-28 | Register MODE updated.  |
| Ver. 1.1  | 2018-09-20 | <ul> <li>TRIG updated.</li> <li>MOD2 updated.</li> <li>Table 5 updated.</li> <li>Trigger bits in the I<sup>2</sup>C protocol updated.</li> <li>Table 6 updated and Figure 4 accordingly.</li> <li>Figure 5 updated.</li> <li>At the end of a data read out a NACK is transferred before the stop condition (according to the standard and the product). This was updated: Chapter 2.1.1,</li> <li>Figure 9, Figure 11, Figure 12</li> <li>Editorial changes.</li> </ul> |
| Ver. 0.1  | 2018-04-20 | Initial release.  |

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-05-28 Published by Infineon Technologies AG 81726 Munich, Germany

© 2019 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.