

DLP650LE 0.65 WXGA DMD

1 Features

- 0.65-Inch Diagonal Micromirror Array
 - WXGA (1280 × 800) Array with >1 Million Micromirrors
 - 10.8 μm Micromirror Pitch
 - ±12° Micromirror Tilt Angle (Relative to Flat State)
 - Designed for Corner Illumination
- 2 × L_{VDS} Input Data Bus
- Dedicated DLPC4422 Display Controller and DLPA100 Power Management Device and Motor Driver for Reliable Operation
- DLPA200 Micromirror Driver

2 Applications

- Smart Lighting
- Business Projector
- Education Projector

3 Description

The TI DLP650LE digital micromirror device (DMD) is a digitally controlled micro-electro-mechanical system (MEMS) spatial light modulator (SLM) that enables bright, affordable WXGA display solutions. The DLP650LE DMD, together with the DLPC4422 display controller, DLPA100 power and motor driver, and DLPA200 micromirror driver comprise the DLP® 0.65" WXGA chipset. This chipset is a great solution for display systems that require WXGA resolution, high brightness, and system simplicity.

Table 1. Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DLP650LE	FYL (149)	35 mm × 32 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents


1 Features	1	7.2 Functional Block Diagram	19
2 Applications	1	7.3 Feature Description.....	20
3 Description	1	7.4 Device Functional Modes.....	20
4 Revision History	2	7.5 Optical Interface and System Image Quality Considerations	20
5 Pin Configuration and Functions	3	7.6 Micromirror Array Temperature Calculation.....	21
6 Specifications	8	7.7 Micromirror Landed-On/Landed-Off Duty Cycle	22
6.1 Absolute Maximum Ratings	8	8 Application and Implementation	25
6.2 Storage Conditions.....	9	8.1 Application Information.....	25
6.3 ESD Ratings.....	9	8.2 Typical Application	25
6.4 Recommended Operating Conditions.....	9	9 Power Supply Recommendations	28
6.5 Thermal Information	12	9.1 DMD Power Supply Power-Up Procedure	28
6.6 Electrical Characteristics.....	12	9.2 DMD Power Supply Power-Down Procedure	28
6.7 Capacitance at Recommended Operating Conditions	12	10 Device and Documentation Support	30
6.8 Timing Requirements	13	10.1 Device Support.....	30
6.9 Window Characteristics.....	16	10.2 Documentation Support	30
6.10 System Mounting Interface Loads	16	10.3 Receiving Notification of Documentation Updates	31
6.11 Micromirror Array Physical Characteristics	17	10.4 Community Resources.....	31
6.12 Micromirror Array Optical Characteristics	18	10.5 Trademarks	31
6.13 Chipset Component Usage Specification	18	10.6 Electrostatic Discharge Caution.....	31
7 Detailed Description	19	10.7 Glossary	31
7.1 Overview	19	11 Mechanical, Packaging, and Orderable Information	32

4 Revision History

DATE	REVISION	NOTES
September 2017	*	Initial release.

5 Pin Configuration and Functions

**FYL Package
149-Pin CLGA
Bottom View**



ADVANCE INFORMATION

Pin Functions

PIN		NET LENGTH (mils)	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.				
DATA INPUTS					
D_AN(1)	G20	711.64	LVDS	I	LVDS pair for Data Bus A
D_AN(3)	H19	711.60			
D_AN(5)	F18	711.60			
D_AN(7)	E18	711.60			
D_AN(9)	C20	711.60			
D_AN(11)	B18	711.60			
D_AN(13)	A20	711.60			
D_AN(15)	B19	711.58			
D_AP(1)	H20	711.66			
D_AP(3)	G19	711.61			
D_AP(5)	G18	711.59			
D_AP(7)	D18	711.60			
D_AP(9)	D20	711.59			
D_AP(11)	A18	711.58			
D_AP(13)	B20	711.59			
D_AP(15)	A19	711.59			
D_BN(1)	K20	711.61	LVDS	I	LVDS pair for Data Bus B
D_BN(3)	J19	711.59			
D_BN(5)	L18	711.59			
D_BN(7)	M18	711.6			
D_BN(9)	P20	711.6			
D_BN(11)	R18	711.59			
D_BN(13)	T20	711.59			
D_BN(15)	R19	711.59			
D_BP(1)	J20	711.61			
D_BP(3)	K19	711.6			
D_BP(5)	K18	711.58			
D_BP(7)	N18	711.58			
D_BP(9)	N20	711.6			
D_BP(11)	T18	711.61			
D_BP(13)	R20	711.59			
D_BP(15)	T19	711.6			
DCLK_AN	D19	711.59		I	LVDS pair for Data Clock A
DCLK_AP	E19	711.59			
DCLK_BN	N19	711.6		I	LVDS pair for Data Clock B
DCLK_BP	M19	711.61			
DATA CONTROL INPUTS					
SCTRL_AN	F20	711.62		I	LVDS pair for Serial Control (Sync) A
SCTRL_AP	E20	711.6			
SCTRL_BN	L20	711.59		I	LVDS pair for Serial Control (Sync) B
SCTRL_BP	M20	711.59			

(1) I = Input, O = Output, G = Ground, A = Analog, P = Power, NC = No Connect.

Pin Functions (continued)

PIN		NET LENGTH (mils)	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.				
MICROMIRROR BIAS RESET INPUTS					
MBRST(0)	C3	507.20			Non-logic compatible Micromirror Bias Reset signals. Connected directly to the array of pixel micromirrors. Used to hold or release the micromirrors. Bond Pads connect to an internal pull-down resistor.
MBRST(1)	D2	576.83			
MBRST(2)	D3	545.78			
MBRST(3)	E2	636.33			
MBRST(4)	G3	618.42			
MBRST(5)	E1	738.25			
MBRST(6)	G2	718.82			
MBRST(7)	G1	777.04		I	
MBRST(8)	N3	543.29			
MBRST(9)	M2	612.93			
MBRST(10)	M3	580.97			
MBRST(11)	L2	672.43			
MBRST(12)	J3	653.61			
MBRST(13)	L1	764.00			
MBRST(14)	J2	764.37			
MBRST(15)	J1	813.14			
SCP CONTROL					
SCPCLK	A8			I	Serial Communications Port Clock. Bond Pad connects to an internal pulldown circuit.
SCPDI	A5			I	Serial Communications Port Data. Bond Pad connects to an internal pulldown circuit.
SCPENZ	B7			I	Active low serial communications port enable. Bond pad connects to an internal pulldown circuit.
SCPDO	A9			O	Serial communications port output.
OTHER SIGNALS					
EVCC	A3			P	Do Not Connect on the DLP system board.
MODE_A	A4	415.1		I	Data Bandwidth Mode Select. Bond Pad connects to an internal pull-down circuit. Refer to Table 4 for DLP system board connection information.
PWRDNZ	B9	110.38		I	Active Low Device Reset. Bond Pad connects to an internal pull-down circuit.
POWER					
V _{CC} ⁽²⁾	B11, B12, B13, B16, R12, R13, R16, R17			P	Power supply for low voltage CMOS logic. Power supply for normal high voltage at micromirror address electrodes.
V _{CCI} ⁽²⁾	A12, A14, A16, T12, T14, T16			P	Power supply for low voltage CMOS LVDS interface.
V _{OFFSET} ⁽²⁾	C1, D1, M1, N1			P	Power supply for high voltage CMOS logic. Power supply for stepped high voltage at micromirror address electrodes.

ADVANCE INFORMATION

(2) Power supply pins required for all DMD operating modes are V_{SS}, V_{BIAS}, V_{CC}, V_{CCI}, V_{OFFSET}, and V_{RESET}.

Pin Functions (continued)

PIN		NET LENGTH (mils)	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.				
V _{SS} (Ground) ⁽³⁾	A6, A11, A13, A15, A17, B4, B5, B8, B14, B15, B17, C2, C18, C19, F1, F2, F19, H1, H2, H3, H18, J18, K1, K2, L19, N2, P18, P19, R4, R9, R14, R15, T7, T13, T15, T17			P	Common Return for all power.
RESERVED SIGNALS					
RESERVED_FC	R7	40.64		I	Connect to GND on the DLP system board. Bond Pad connects to an internal pull-down circuit.
RESERVED_FD	R8	94.37		I	Connect to GND on the DLP system board. Bond Pad connects to an internal pull-down circuit.
RESERVED_PFE	T8	50.74		I	Connect to ground on the DLP system board. Bond Pad connects to an internal pull-down circuit.
RESERVED_STM	B6			I	Connect to GND on the DLP system board. Bond Pad connects to an internal pull-down circuit.
RESERVED_TP0	R10	93.3		I	Do not connect on the DLP system board.
RESERVED_TP1	T11	263.74		I	Do not connect on the DLP system board.
RESERVED_TP2	R11	281.47		I	Do not connect on the DLP system board.
RESERVED_BA	T10	148.85		O	Do not connect on the DLP system board.
RESERVED_BB	A10	105.28		O	Do not connect on the DLP system board.
RESERVED_RA1	T9			O	Do not connect on the DLP system board.
RESERVED_RB1	A7			O	Do not connect on the DLP system board.
RESERVED_TS	B10	145.42		O	Do not connect on the DLP system board.
RESERVED_A(0)	T2			NC	Do not connect on the DLP system board.
RESERVED_A(1)	T3				
RESERVED_A(2)	R3				
RESERVED_A(3)	T4				
RESERVED_M(0)	R2			NC	Do not connect on the DLP system board.
RESERVED_M(1)	P1			NC	Do not connect on the DLP system board.
RESERVED_S(0)	T1			NC	Do not connect on the DLP system board.
RESERVED_S(1)	R1			NC	Do not connect on the DLP system board.
RESERVED_IRQZ	T6			NC	Do not connect on the DLP system board.
RESERVED_OEZ	R5			NC	Do not connect on the DLP system board.
RESERVED_RSTZ	R6			NC	Do not connect on the DLP system board.
RESERVED_STR	T5			NC	Do not connect on the DLP system board.

 (3) V_{SS} must be connected for proper DMD operation.

Pin Functions (continued)

PIN		NET LENGTH (mils)	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.				
RESERVED_STR	T5			NC	Do not connect on the DLP system board.
RESERVED_VB	E3, F3, K3, L3			NC	Do not connect on the DLP system board.
RESERVED_VR	B2, B3, P2, P3			NC	Do not connect on the DLP system board.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
SUPPLY VOLTAGES				
V_{CC}	Supply voltage for LVCMOS core logic ⁽²⁾	-0.5	4	V
V_{CCI}	Supply voltage for LVDS Interface ⁽²⁾	-0.5	4	V
V_{OFFSET}	Micromirror Electrode and HVCMOS voltage ⁽²⁾	-0.5	9	V
V_{MBRST}	Input voltage for MBRST(15:0) ⁽²⁾	-28	28	V
$ V_{CCI} - V_{CC} $	Supply voltage delta (absolute value) ⁽³⁾		0.3	V
INPUT VOLTAGES				
	Input voltage for all other input pins ⁽²⁾	-0.5	$V_{CC} + 0.3$	V
$ V_{ID} $	Input differential voltage (absolute value) ⁽⁴⁾		700	mV
CLOCKS				
f_{CLOCK}	Clock frequency for LVDS interface, DCLK_A		400	MHz
f_{CLOCK}	Clock frequency for LVDS interface, DCLK_B		400	MHz
ENVIRONMENTAL				
T_{ARRAY} and T_{WINDOW}	Temperature, operating ⁽⁵⁾	0	90	°C
	Temperature, non-operating ⁽⁵⁾	-40	90	°C
$ T_{DELTA} $	Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁶⁾		30	°C
T_{DP}	Dew point temperature, operating and non-operating (noncondensing)		81	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are referenced to common ground V_{SS} . V_{BIAS} , V_{CC} , V_{CCI} , V_{OFFSET} , and V_{RESET} power supplies are all required for all DMD operating modes.
- (3) Exceeding the recommended allowable voltage difference between V_{CC} and V_{CCI} may result in excessive current draw.
- (4) The maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (5) The highest temperature of the active array (as calculated using [Micromirror Array Temperature Calculation](#)) or of any point along the window edge as defined in [Figure 10](#). The locations of thermal test points TP2, TP3, TP4, and TP5 in [Figure 10](#) are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, then that point should be used.
- (6) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [Figure 10](#). The window test points TP2, TP3, TP4, and TP5 shown in [Figure 10](#) are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, then that point should be used.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T_{DMD}	DMD storage temperature	-40	80	°C
T_{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		28	°C
T_{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C
CT_{ELR}	Cumulative time in elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
(2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR} .

6.3 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins except MBRST(15:0)	±2000
			Pins MBRST(15:0)	< 250

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). ⁽¹⁾

		MIN	NOM	MAX	UNIT
VOLTAGE SUPPLY					
V_{CC}	Supply voltage for LVCMOS core logic ⁽²⁾	3.0	3.3	3.6	V
V_{CCI}	Supply voltage for LVDS Interface ⁽²⁾	3.0	3.3	3.6	V
V_{OFFSET}	Micromirror Electrode and HVCMOS voltage ⁽²⁾⁽³⁾	8.25	8.5	8.75	V
V_{MBRST}	Micromirror Bias / Reset Voltage ⁽²⁾	-27		26.5	V
$ V_{CC} - V_{CCI} $	Supply voltage delta (absolute value) ⁽⁴⁾		0	0.3	V
LVCMOS INTERFACE					
V_{IH}	Input High Voltage	1.7	2.5	$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage	-0.3		0.7	V
I_{OH}	High Level Output Current			-20	mA
I_{OL}	Low Level Output Current			15	mA
t_{PWRDZ}	PWRDZ pulse width ⁽⁵⁾	10			ns
SCP INTERFACE					
f_{SCPCLK}	SCP clock frequency ⁽⁶⁾	50		500	kHz
t_{SCP_PD}	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO. ⁽⁷⁾	0		900	ns
t_{SCP_DS}	SCPDI clock setup time (before SCPCLK falling-edge) ⁽⁷⁾	800			ns
t_{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽⁷⁾	900			ns
$t_{SCP_NEG_ENZ}$	Time between falling-edge of SCPENZ and the rising-edge of SCPCLK. ⁽⁶⁾	1			us
SCP_POS_ENZ	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			us

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.
(2) All voltages are referenced to common ground V_{SS} . V_{BIAS} , V_{CC} , V_{CCI} , V_{OFFSET} , and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.
(3) V_{OFFSET} supply transients must fall within specified max voltages.
(4) To prevent excess current, the supply voltage delta $|V_{CCI} - V_{CC}|$ must be less than the specified limit. See [Power Supply Recommendations](#), [Figure 13](#), and [Table 10](#).
(5) PWRDZ input pin resets the SCP and disables the LVDS receivers. PWRDZ input pin overrides SCPENZ input pin and tri-states the SCPDO output pin.
(6) The SCP clock is a gated clock. Duty cycle must be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
(7) See [Figure 2](#).

Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾

		MIN	NOM	MAX	UNIT
t _{SCP_OUT_EN}	Time required for SCP output buffer to recover after SCPENZ (from tri-state).			192/f _{DCLK}	s
t _{SCP_PW_ENZ}	SCPENZ inactive pulse width (high level)	1			1/f _{scplk}
t _r	Rise Time (20% to 80%). See ⁽⁷⁾			200	ns
t _f	Fall time (80% to 20%). See ⁽⁷⁾			200	ns
LVDS INTERFACE					
f _{CLOCK}	Clock frequency for LVDS interface (all channels), DCLK ⁽⁸⁾		320	330	MHz
V _{ID}	Input differential voltage (absolute value) ⁽⁹⁾	100	400	600	mV
V _{CM}	Common mode voltage ⁽⁹⁾		1200		mV
V _{LVDS}	LVDS voltage ⁽⁹⁾	0		2000	mV
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z _{IN}	Internal differential termination resistance	95		105	Ω
Z _{LINE}	Line differential impedance (PWB/trace)	85	90	95	Ω
ENVIRONMENTAL					
T _{ARRAY}	Array temperature, long-term operational ⁽¹⁰⁾⁽¹¹⁾⁽¹²⁾	10		40 to 70 ⁽¹³⁾	°C
	Array temperature, short-term operational ⁽¹¹⁾⁽¹⁴⁾	0		10	°C
T _{WINDOW}	Window temperature (all part numbers except *1280-6434B) ⁽¹⁵⁾⁽¹⁶⁾	10		90	°C
	Window temperature (part number 1280-6434B) ⁽¹⁵⁾	10		85	
T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1. ⁽¹⁷⁾			26	°C
T _{DP -AVG}	Average dew point average temperature (non-condensing) ⁽¹⁸⁾			28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹⁹⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			24	Months
ILL _{UV}	Illumination Wavelengths < 395 nm ⁽¹⁰⁾		0.68	2.00	mW/cm ²
ILL _{VIS}	Illumination Wavelengths between 395 nm and 800 nm		Thermally limited		mW/cm ²
ILL _{IR}	Illumination Wavelengths > 800 nm			10	mW/cm ²

(8) See LVDS Timing Requirements in [Timing Requirements](#) and [Figure 6](#).

(9) See [Figure 5](#) LVDS Waveform Requirements.

(10) Simultaneous exposure of the DMD to the maximum [Recommended Operating Conditions](#) for temperature and UV illumination will reduce device lifetime.

(11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in [Figure 10](#) and the package [thermal resistance](#) using the [Micromirror Array Temperature Calculation](#).

(12) Long-term is defined as the usable life of the device.

(13) Per [Figure 1](#), the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See [Micromirror Landed-On/Landed-Off Duty Cycle](#) for a definition of micromirror landed duty cycle.

(14) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.

(15) The locations of thermal test points TP2, TP3, TP4, and TP5 in [Figure 10](#) are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional ray points on the window edge to be at a higher temperature, test points should be added to those locations.

(16) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.

(17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [Figure 10](#). The window test points TP2, TP3, TP4, and TP5 shown in [Figure 10](#) are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

(18) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.

(19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.




Figure 1. Maximum Recommended Array Temperature - Derating Curve

ADVANCE INFORMATION

6.5 Thermal Information

THERMAL METRIC	DLP650LE	UNIT
	FYL Package	
	149 PINS	
Thermal resistance, active area to test point 1 (TP1) ⁽¹⁾	0.50	°C/W

- (1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the [Recommended Operating Conditions](#). The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High level output voltage	V _{CC} = 3 V, I _{OH} = - 20 mA	2.4			V
V _{OL}	Low level output voltage	V _{CC} = 3.6 V, I _{OL} = 15 mA			0.4	V
I _{OZ}	High impedance output current	V _{CC} = 3.6 V			10	µA
I _{IL}	Low level input current	V _{CC} = 3.6 V, V _I = 0			-60	µA
I _{IH}	High level input current ⁽¹⁾	V _{CC} = 3.6 V, V _I = V _{CC}			200	µA
I _{CC}	Supply current VCC ⁽²⁾	V _{CC} = 3.6 V			479	mA
I _{CCI}	Supply current VCCI ⁽²⁾	V _{CCI} = 3.6 V			309	mA
I _{OFFSET}	Supply current VOFFSET ⁽³⁾	V _{OFFSET} = 8.75 V			25	mA
Supply Input Power Total					3060	mW

- (1) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins.
 (2) To prevent excess current, the supply voltage delta |V_{CCI} - V_{CC}| must be less than the specified limit in [Recommended Operating Conditions](#).
 (3) To prevent excess current, the supply voltage delta |V_{BIAS} - V_{OFFSET}| must be less than the specified limit in [Recommended Operating Conditions](#).

6.7 Capacitance at Recommended Operating Conditions

Over operating free-air temperature range, f = 1 MHz (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
C _I	Input capacitance			10	pF
C _O	Output capacitance			10	pF
C _{IM}	MBRST(15:0) Input capacitance	1280 x 800 array all inputs interconnected	230	290	pF

ADVANCE INFORMATION

6.8 Timing Requirements

Over *Recommended Operating Conditions* (unless otherwise noted).

PARAMETER DESCRIPTION	SIGNAL	MIN	TYP	MAX	UNIT
LVDS					
t_c	Clock Cycle Duration for DCLK_A	LVDS	3.03		ns
t_c	Clock Cycle Duration for DCLK_B	LVDS	3.03		
t_w	Pulse Duration for DCLK_A	LVDS	1.36	1.52	
t_w	Pulse Duration for DCLK_B	LVDS	1.36	1.52	
t_{su}	Setup Time for D_A(15:0) before DCLK_A	LVDS	0.35		
t_{su}	Setup Time for D_A(15:0) before DCLK_B	LVDS	0.35		
t_{su}	Setup Time for SCTRL_A before DCLK_A	LVDS	0.35		
t_{su}	Setup Time for SCTRL_B before DCLK_B	LVDS	0.35		
t_h	Hold time for D_A(15:0) after DCLK_A	LVDS	0.35		
t_h	Hold time for D_B(15:0) after DCLK_B	LVDS	0.35		
t_h	Setup Time for SCTRL_A after DCLK_A	LVDS	0.35		
t_h	Setup Time for SCTRL_B after DCLK_B	LVDS	0.35		
t_{skew}	Channel B relative to Channel A	LVDS	-1.51	1.51	

ADVANCE INFORMATION




Figure 2. SCP Timing Requirements

See *Recommended Operating Conditions* for f_{SCPCLK} , t_{SCP_DS} , t_{SCP_DH} , and t_{SCP_PD} specifications.

See *Recommended Operating Conditions* for t_r and t_f specifications and conditions.




Figure 3. SCP Requirements for Rise and Fall




Figure 4. Test Load Circuit for Output Propagation Measurement

For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See Figure 4.

Not to Scale




Figure 5. LVDS Waveform Requirements

See *Recommended Operating Conditions* for V_{CM} , V_{ID} , and V_{LVDS} specifications and conditions.




Figure 6. Timing Requirements

See [Timing Requirements](#) for timing requirements and LVDS pairs per channel (bus) defining D_P(0:x) and D_N(0:x).

ADVANCE INFORMATION

6.9 Window Characteristics

Table 2. DMD Window Characteristics

PARAMETER	MIN	NOM	MAX	UNIT
Window Material		Corning Eagle XG		
Window Refractive Index at 546.1 nm		1.5119		
Window Transmittance, minimum within the wavelength range 420–680 nm. Applies to all angles 0°–30° AOI. ⁽¹⁾ ⁽²⁾	97%			
Window Transmittance, average over the wavelength range 420–680 nm. Applies to all angles 30°–45° AOI. ⁽¹⁾ ⁽²⁾	97%			

(1) Single-pass through both surfaces and glass.

(2) AOI – angle of incidence is the angle between an incident ray and the normal to a reflecting or refracting surface.

6.10 System Mounting Interface Loads

Table 3. System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Condition 1:				
• Thermal Interface area ⁽¹⁾			11.3	kg
• Electrical Interface area ⁽¹⁾			11.3	kg
Condition 2:				
• Thermal Interface area ⁽¹⁾			0	kg
• Electrical Interface area ⁽¹⁾			22.6	kg

(1) Uniformly distributed within area shown in [Figure 7](#).





Figure 7. System Mounting Interface Loads

6.11 Micromirror Array Physical Characteristics

Table 4. Micromirror Array Physical Characteristics

PARAMETER DESCRIPTION		VALUE	UNIT
Number of active columns ⁽¹⁾	M	1280	micromirrors
Number of active rows ⁽¹⁾	N	800	micromirrors
Micromirror (pixel) pitch ⁽¹⁾	P	10.8	µm
Micromirror active array width ⁽¹⁾	Micromirror pitch x number of active columns	13.824	mm
Micromirror active array height ⁽¹⁾	Micromirror pitch x number of active rows	8.640	mm
Micromirror active border size ⁽²⁾	Pond of Micromirror (POM)	10	micromirrors / side

- (1) See Figure 8.
- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the *Pond Of Mirrors* (POM). These micromirrors are structurally and/or electrically prevented from tilting toward the bright or "on" state but still require an electrical bias to tilt toward "off."



Pond Of Micromirrors (POM) omitted for clarity.

Details omitted for clarity. Not to scale.




Figure 8. Micromirror Array Physical Characteristics

Refer to the [Micromirror Array Physical Characteristics](#) table for M, N, and P specifications.

6.12 Micromirror Array Optical Characteristics

Table 5. Micromirror Array Optical Characteristics

PARAMETER	MIN	NOM	MAX	UNIT
Mirror Tilt angle, variation device to device ^{(1) (2)(3)(4)}	11	12	13	degrees
Axis of Rotation with respect to system datums, variation device to device. ⁽⁴⁾	44	45	46	degrees

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Variation can occur between any two individual micromirrors located on the same device or located on different devices.
- (3) Additional variation exists between the micromirror array and the package datums. See package drawing.
- (4) See [Figure 9](#).




Figure 9. Micromirror Landed Orientation and Tilt

Refer to the [Micromirror Array Physical Characteristics](#) table for M, N, and P specifications.

6.13 Chipset Component Usage Specification

Reliable function and operation of the DLP650LE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.


7 Detailed Description

7.1 Overview

The DMD is a 0.65 inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is Low Voltage Differential Signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the [Functional Block Diagram](#). The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP650LE DMD is part of the chipset comprising of the DLP650LE DMD, the DLPC4422 display controller and the DLPA100 power and motor driver. To ensure reliable operation, the DLP650LE DMD must always be used with the DLPC4422 display controller and the DLPA100 power and motor driver.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

For pin details on Channels A, B refer to [Pin Configuration and Functions](#) and LVDS Interface section of [Timing Requirements](#).

ADVANCE INFORMATION

7.3 Feature Description

7.3.1 Power Interface

The DMD requires 5 DC voltages: DMD_P3P3V, DMD_P1P8V, V_{OFFSET} , V_{RESET} , and V_{BIAS} . DMD_P3P3V is created by the DLPA100 power and motor driver and is used on the DMD board to create the other 4 DMD voltages, as well as powering various peripherals (TMP411, I²C, and TI level translators). DMD_P1P8V is created by the TI PMIC LP38513S and provides the V_{CC} voltage required by the DMD. V_{OFFSET} (10 V), V_{RESET} (–14 V), and V_{BIAS} (18 V) are made by the TI PMIC TPS65145 and are supplied to the DMD to control the micromirrors.

7.3.2 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. [Figure 4](#) shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4422 display controller. See the DLPC4422 display controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




Figure 10. DMD Thermal Test Points

ADVANCE INFORMATION

Micromirror Array Temperature Calculation (continued)

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

$$T_{\text{ARRAY}} = T_{\text{CERAMIC}} + (Q_{\text{ARRAY}} \times R_{\text{ARRAY-TO-CERAMIC}})$$

$$Q_{\text{ARRAY}} = Q_{\text{ELECTRICAL}} + Q_{\text{ILLUMINATION}}$$

$$Q_{\text{ILLUMINATION}} = (C_{\text{L2W}} \times \text{SL})$$

where

- T_{ARRAY} = computed array temperature (°C)
 - T_{CERAMIC} = measured ceramic temperature (°C) (TP1 location)
 - $R_{\text{ARRAY-TO-CERAMIC}}$ = thermal resistance of package (specified in [Thermal Information](#)) from array to ceramic TP1 (°C/Watt)
 - Q_{ARRAY} = Total DMD power (electrical + absorbed) on the array (Watts)
 - $Q_{\text{ELECTRICAL}}$ = Nominal Electrical Power
 - C_{L2W} = Conversion constant for screen lumens to power on DMD (Watts/Lumen)
 - SL = measured screen Lumens
- (1)

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 3.0 Watts. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant C_{L2W} is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/Watt for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture.

Sample Calculations:

$$T_{\text{CERAMIC}} = 55.0^{\circ}\text{C}$$

$$\text{SL} = 3000 \text{ lm}$$

$$Q_{\text{ELECTRICAL}} = 1.5 \text{ W}$$

$$C_{\text{L2W}} = 0.00274$$

$$Q_{\text{ARRAY}} = 1.5 \text{ W} + (0.00274 \times 3000 \text{ lm}) = 9.72 \text{ W}$$

$$T_{\text{ARRAY}} = 55.0^{\circ}\text{C} + (9.72 \text{ W} \times 0.50^{\circ}\text{C/W}) = 59.9^{\circ}\text{C}$$

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the Off state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On state 100% of the time (and in the Off state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

Micromirror Landed-On/Landed-Off Duty Cycle (continued)

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in [Figure 1](#). The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature at a given long-term average Landed Duty Cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in [Table 6](#).

Table 6. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where “color cycle time” is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

- Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% × Blue_Scale_Value)

Where

- Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point. (1)

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, and blue color intensities would be as shown in [Table 7](#) and [Table 8](#).

Table 7. Example Landed Duty Cycle for Full-Color, Color Percentage

RED CYCLE	GREEN CYCLE	BLUE CYCLE
50%	20%	30%

Table 8. Example Landed Duty Cycle for Full-Color

RED SCALE	GREEN SCALE	BLUE SCALE	LANDED DUTY CYCLE
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Texas Instruments DLP technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, either towards the projection optics, or the collection optics. The large micromirror array size and ceramic package provides great thermal performance for bright display applications. Typical applications using the DLP650LE include smart lighting, education projectors, and business projectors.

8.2 Typical Application

The DLP650LE DMD combined with a DLPC4422 digital controller, DLPA100 power management device, and DLPA200 micromirror driver provides WXGA resolution for bright, colorful display applications. A typical display system using the DLP650LE and additional system components is shown in [Figure 11](#).




Figure 11. Typical Display System

8.2.1 Design Requirements

The DLP 0.65 WXGA chipset can be used to create a powerful projection system. This chipset includes the DLP650LE, DLPC4422, DLPA100, and the DLPA200. The DLP650LE is used as the core imaging device in the display system and contains a 0.65-inch array of micromirrors. The DLPC4422 controller is the digital interface between the DMD and the rest of the system. The controller drives the DMD by taking the converted source data from the front end receiver and transmitting it to the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the controller and colorwheel motor control. The DLPA200 provides the power and sequencing to drive the DLP650LE. To ensure reliable operation, the DLP650LE DMD must always be used with the DLPC4422 display controller, a DLPA100 PMIC driver, and a DLPA200 DMD micromirror driver.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

8.2.2 Detailed Design Procedure

For help connecting the DLPC4422 display controller and the DLP650LE DMD, see the reference design schematic. For a complete DLP system, an optical module or light engine is required that contains the DLP650LE DMD, associated illumination sources, optical elements, and necessary mechanical components. The optical module is typically supplied by an optical OMM (optical module manufacturer) who specializes in designing optics for DLP projectors.

8.2.3 Application Curves




Figure 12. Luminance vs. Current

9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: V_{SS} , V_{BIAS} , V_{CC} , V_{CCI} , V_{OFFSET} , and V_{RESET} . DMD power-up and power-down sequencing is strictly controlled by the DLP display controller.

NOTE

CAUTION: For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See [Figure 13 - DMD Power Supply Sequencing Requirements](#).

V_{BIAS} , V_{CC} , V_{CCI} , V_{OFFSET} , and V_{RESET} power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Common ground V_{SS} must also be connected.

9.1 DMD Power Supply Power-Up Procedure


- During power-up, V_{CC} and V_{CCI} must always start and settle before V_{OFFSET} plus the first time delay period (t_{D1}) specified in [Table 10](#). V_{BIAS} , and V_{RESET} voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in [Recommended Operating Conditions](#).
- During power-up, there is no requirement for the relative timing of V_{RESET} with respect to V_{BIAS} .
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in [Absolute Maximum Ratings](#), in [Recommended Operating Conditions](#), and in [Figure 13](#).
- During power-up, LVCMOS input pins must not be driven high until after V_{CC} and V_{CCI} have settled at operating voltages listed in [Recommended Operating Conditions](#).

9.2 DMD Power Supply Power-Down Procedure

- During power-down, V_{CC} and V_{CCI} must be supplied until after V_{BIAS} , V_{RESET} , and V_{OFFSET} are discharged to within the specified limit of ground. See [Table 10](#).
- During power-down, it is a strict requirement that the voltage delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in [Recommended Operating Conditions](#).
- During power-down, there is no requirement for the relative timing of V_{RESET} with respect to V_{BIAS} .
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in [Absolute Maximum Ratings](#), in [Recommended Operating Conditions](#), and in [Figure 13](#).
- During power-down, LVCMOS input pins must be less than specified in [Recommended Operating Conditions](#).

Table 9. DMD Power Supply Transition Points

TIME	DESCRIPTION
t1	DLP controller software enables the DMD power supplies to turn on after RESET_OEZ is at logic high
t1	PG_OFFSET turns OFF after EN_OFFSET turns OFF per the t_{D2} specification in Table 10
t2	DLP controller software initiates the global V_{BIAS} command.
t3	After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates PWRDNZ and disables V_{BIAS} , V_{RESET} and V_{OFFSET} .
t4	Under power-loss conditions where emergency DMD micromirror park procedures are being enacted by the DLP controller hardware, EN_OFFSET may turn off after PG_OFFSET has turned off. The OEZ signal should go high prior to PG_OFFSET turning off to indicate the DMD micromirror has completed the emergency park procedures.



- (1) Not to scale. Some details omitted for clarity. See [Recommended Operating Conditions](#) for all specified limits and table for pin descriptions.
- (2) To prevent excess current, the supply voltage difference $|V_{CCI} - V_{CC}|$ must be less than the specified limit.
- (3) To prevent excess current, the supply voltage difference $|V_{BIAS} - V_{OFFSET}|$ must be less than the specified limit.
- (4) To prevent excess current, the supply voltage difference $|V_{BIAS} - V_{RESET}|$ must be less than the specified limit.
- (5) See [Table 10](#) for delay time descriptions.
- (6) See [Table 9](#) for transition time point descriptions.

Figure 13. Power Supply Timing⁽¹⁾

Table 10. Delay Times Requirements

DELAY TIME	DESCRIPTION	MIN	NOM	MAX	UNIT
t_{D1}	Delay time period from V_{OFFSET} settled at recommended operating voltage to V_{BIAS} and V_{RESET} power up.	1	2		ms
t_{D2}	Delay time period between PG_OFFSET hold time and when EN_OFFSET goes low	100			ns

ADVANCE INFORMATION

10 Device and Documentation Support

10.1 Device Support

10.1.1 Device Nomenclature




Figure 14. Part Number Description

10.1.2 Device Markings

The device marking will include both human-readable information and a 2-dimensional matrix code. The human-readable information is described in Figure 15. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, Part 1 of Serial Number, and Part 2 of Serial Number. The first character of the DMD Serial Number (part 1) is the manufacturing year. The second character of the DMD Serial Number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: *1280-7032 GHXXXXX LLLLLLM




Figure 15. DMD Marking Locations

10.2 Documentation Support

10.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP650LE:

- DLPC4422 Display Controller Datasheet - [DLPS074](#)
- DLPA100 Power and Motor Driver Data Sheet - [DLPS082](#)
- DLPA200 Micromirror Driver Data Sheet - [DLPS015](#)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.5 Trademarks

E2E is a trademark of Texas Instruments.

DLP is a registered trademark of Texas Instruments.

10.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLP650LEFYL	ACTIVE	CLGA	FYL	149	33	RoHS & Green			0 to 70		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	ECO 2022283, INITIAL RELEASE	02/07/12	F. ARMSTRONG
B	ECO 2123271, CHG TO LARGE SYMBOLIZATION PAD	03/16/12	F. ARMSTRONG
C	ECO 2135104, ADD NOTE 8 TO SHEETS 1 & 4	08/02/13	F. ARMSTRONG
D	ECO 2168423, ADD FYL PACKAGE TO TITLE	08/17/17	M. AVERY

NOTES: UNLESS OTHERWISE SPECIFIED:

- 1 SUBSTRATE EDGE PERPENDICULARITY TOLERANCE APPLIES TO ENTIRE SURFACE
- 2 DIE PARALLELISM TOLERANCE APPLIES TO DMD ACTIVE ARRAY ONLY
- 3 ROTATION ANGLE OF DMD ACTIVE ARRAY IS A REFINEMENT OF THE LOCATION TOLERANCE AND HAS A MAXIMUM ALLOWED VALUE OF 0.8 DEGREES
- 4 SUBSTRATE SYMBOLIZATION PAD, AND PLATING AT BOTTOM OF DATUMS B AND C HOLES TO BE ELECTRICALLY CONNECTED TO VSS PLANE WITHIN THE SUBSTRATE
- 5 BOUNDARY MIRRORS SURROUNDING THE DMD ACTIVE AREA
- 6 MAXIMUM ENCAPSULANT PROFILE SHOWN
- 7 ENCAPSULANT ALLOWED ON THE SURFACE OF THE CERAMIC IN THE AREA SHOWN IN VIEW B (SHEET 2). ENCAPSULANT SHALL NOT EXCEED 0.200 THICKNESS MAXIMUM.
- 8 SUBSTRATES PLATED WITH Ni/Au SHALL HAVE THE THREE-DIGIT NUMERICAL MARKING IN THE AREA ABOVE THE SYMBOLIZATION PAD. SUBSTRATES PLATED WITH Ni/Pd/Au SHALL HAVE THE MARKING IN THE AREA BELOW THE SYMBOLIZATION PAD.




SECTION A-A
SCALE 20/1

-1	ITEM	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	NOTES
QTY	NO			
PARTS LIST				
	DWN	F. ARMSTRONG	DATE 02/07/12	
	ENGR	F. ARMSTRONG	DATE 02/07/12	
	QA	P. KONRAD		
	COE	M. DORAK		
THIRD ANGLE PROJECTION		NONE	0314DA	
	NEXT ASSY	USED ON		
	APPLICATION			
UNLESS OTHERWISE SPECIFIED		DIMENSIONS ARE IN MILLIMETERS		
TOLERANCES: ANGLES ± 1°		2 PLACE DECIMALS ±0.25		
		3 PLACE DECIMALS ±0.50		
REMOVE ALL BURRS AND SHARP EDGES		INTERPRET DIMENSIONS IN ACCORDANCE WITH ASME Y14.5-1994		
DIMENSIONAL LIMITS APPLY BEFORE PROCESSES		PARENTHEICAL INFO FOR REF ONLY		
SCALE 4/1		DRAWING NO 2512372		REV D
SHEET 1 OF 4				



ICD, MECHANICAL, DMD
.65 WXGA-800 2xLVDS V2
SERIES 450 (FYL PACKAGE)



D

D

C


C

B


B

A

A




VIEW E (SHEET 1)
DMD WINDOW AND ACTIVE ARRAY
SCALE 12:1




149X $\phi 0.305 \pm 0.025$ PINS

$\phi 0.500$	D	E	F
$\phi 0.250$	D		



VIEW F-F (SHEET 1)
PINS AND SYMBOLIZATION PAD
SCALE 8/1



DETAIL G (149 PLACES)
PIN & BRAZE DIMENSIONS
SCALE 40/1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated