







**DS80PCI402** SNLS324F - APRIL 2011 - REVISED AUGUST 2021


# DS80PCI402 2.5-Gbps / 5.0-Gbps / 8.0-Gbps 4-Lane PCI-Express™ Repeater With Equalization and De-Emphasis

#### 1 Features

- Comprehensive family, proven system interoperability
  - DS80PCI102: x1 PCIe Gen-1, Gen-2, and Gen-3
  - DS80PCI402: x4 PCIe Gen-1, Gen-2, and Gen-3
  - DS80PCI800: x8/x16 PCIe Gen-1, Gen-2, and Gen-3
- Automatic rate-detect and adaptation to Gen-1, Gen-2, and Gen-3 speeds
- Seamless support for Gen-3 transmit FIR handshake
- Receiver EQ (up to 36 dB), transmit De-emphasis (up to 12 dB)
- Adjustable transmit VOD: 0.8 to 1.3 Vp-p (pin mode)
- 0.2 UI of residual deterministic jitter at 8 Gbps after 40 inches of FR4 or 10 m 30-awg PCle cable
- Low power dissipation with ability to turn off unused channels: 65 mW/channel
- Automatic receiver detect (hot-plug)
- Multiple configuration modes: Pins/SMBus/Direct-**EEPROM** load
- Flow-thru pinout: 54-Pin WQFN (10-mm × 5.5-mm, 0.5-mm pitch)
- Single supply voltage: 2.5 or 3.3 V (selectable)
- ±5 kV HBM ESD rating
- -40°C to 85°C operating temperature range

## 2 Applications

PCI express Gen-1, Gen-2, and Gen-3



**Typical Application Block Diagram** 

## 3 Description

The DS80PCI402 is a low-power, 4-lane repeater with 4-stage input equalization, and an output deemphasis driver to enhance the reach of PCI-Express serial links in board-to-board or cable interconnects. This device is ideal for x4 (or lower) PCI-Express configuration, and it automatically detects and adapts to Gen-1, Gen-2, and Gen-3 data rates for easy system upgrade.


DS80PCI402 offers programmable transmit deemphasis (up to 12 dB), transmit VOD (up to 1300 mVp-p), and receive equalization (up to 36 dB) to enable longer distance transmission in lossy copper cables (10 meters or more), or backplanes (40 inches or more) with multiple connectors. The receiver can open an input eye that is completely closed due to inter-symbol interference (ISI) introduced by the interconnect medium.

The programmable settings can be applied easily through pins or software (SMBus/I<sup>2</sup>C), or can be loaded through an external EEPROM. When operating in the EEPROM mode, the configuration information is automatically loaded on power up, which eliminates the need for an external microprocessor or software driver.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS80PCI402	WQFN (54)	10.00 mm × 5.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic Diagram



## Table of Contents

5.5 Programming       16         6.6 Register Maps       20         spplication and Implementation       4         1.1 Application Information       4         1.2 Typical Application       4         Power Supply Recommendations       4         0.1 3.3-V or 2.5-V Supply Mode Operation       4         0.2 Power Supply Bypassing       4
8.6 Register Maps
1.1 Application Information       47         1.2 Typical Application       42         Power Supply Recommendations       44         0.1 3.3-V or 2.5-V Supply Mode Operation       44         0.2 Power Supply Bypassing       45
Power Supply Recommendations 42  Note: 1.2 Typical Application 42  Power Supply Recommendations 44  0.1 3.3-V or 2.5-V Supply Mode Operation 44  0.2 Power Supply Bypassing 45
Power Supply Recommendations440.1 3.3-V or 2.5-V Supply Mode Operation440.2 Power Supply Bypassing45
0.1 3.3-V or 2.5-V Supply Mode Operation44 0.2 Power Supply Bypassing4
0.2 Power Supply Bypassing45
Loverst
Layout46
1.1 Layout Guidelines46
1.2 Layout Example46
Device and Documentation Support47
2.1 Receiving Notification of Documentation Updates47
2.2 Support Resources47
2.3 Trademarks47
2.4 Electrostatic Discharge Caution47
2.5 Glossary47
Mechanical, Packaging, and Orderable
nformation47
1 1 1 1 1 3

Changes from Revision E (September 2014) to Revision F (August 2021)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document	1
Changed Pin Functions table OUTB and INB IO type to O and I respectively.	3
Changes from Revision D (April 2013) to Revision E (September 2014)	Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and	
Implementation section, Power Supply Recommendations section, Layout section, Device and	
Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
Changes from Revision C (April 2013) to Revision D (April 2013)	Page
Changed layout of National Data Sheet to TI format	43



## **5 Pin Configuration and Functions**




Figure 5-1. DS80PCI402 54 Pins Top View



# **Table 5-1. Pin Functions**<sup>(1) (2) (3) (4)</sup>

PIN	Table 5-1. Pin Functions(1)(2)(3)(4)					
NAME	NUMBER	I/O, TYPE	DESCRIPTION			
DIFFERENTIAL HIGH	_					
OUTB_0+, OUTB_0-, OUTB_1+, OUTB_1-, OUTB_2+, OUTB_2-, OUTB_3+, OUTB_3-	1, 2, 3, 4, 5, 6, 7, 8	0	Inverting and non-inverting 50- $\Omega$ driver bank B outputs with de-emphasis. Compatible with AC-coupled CML inputs.			
INA_0+, INA_0-, INA_1+, INA_1-, INA_2+, INA_2-, INA_3+, INA_3-	10, 11, 12, 13, 15, 16, 17, 18	ı	Inverting and non-inverting differential inputs to bank A equalizer. A gated on-chip $50-\Omega$ termination resistor connects INA_n+ to VDD and INA_n- to VDD depending on the state of RXDET. See Table 8-4 AC coupling required on high-speed I/O			
INB_0+, INB_0-, INB_1+, INB_1-, INB_2+, INB_2-, INB_3+, INB_3-	45, 44, 43, 42, 40, 39, 38, 37	ı	Inverting and non-inverting differential inputs to bank B equalizer. A gated on-chip $50-\Omega$ termination resistor connects INB_n+ to VDD and INB_n- to VDD depending on the state of RXDET. See Table 8-4 AC coupling required on high-speed I/O			
OUTA_0+, OUTA_0-, OUTA_1+, OUTA_1-, OUTA_2+, OUTA_2-, OUTA_3+, OUTA_3-	35, 34, 33, 32, 31, 30, 29, 28	0	Inverting and non-inverting 50- $\Omega$ driver bank A outputs with de-emphasis. Compatible with AC-coupled CML inputs.			
CONTROL PINS — SH	ARED (LVC	MOS)				
ENSMB	48	I, 4-LEVEL, LVCMOS	System management bus (SMBus) enable pin   Tie 1 k $\Omega$ to VDD (2.5-V mode) or VIN (3.3-V mode) = Register access SMBus Reader   MODE   FLOAT = Read external EEPROM (Controller SMBUS mode)   Tie 1 k $\Omega$ to GND = Pin mode			
ENSMB = 1 (SMBus R	eader MODE	)				
SCL	50	I, 2-LEVEL, LVCMOS, O, open drain	In SMBus Reader MODE, this pin is the SMBus clock I/O. Clock input or open drain output. External $2$ -k $\Omega$ to 5-k $\Omega$ pullup resistor to VDD or VIN recommended as per SMBus interface standards <sup>(5)</sup>			
SDA	49	I, 2-LEVEL, LVCMOS, O, open drain	In both SMBus modes, this pin is the SMBus data I/O. Data input or open drain output. External 2-k $\Omega$ to 5-k $\Omega$ pullup resistor to VDD or VIN recommended as per SMBus interface standards <sup>(5)</sup>			
AD0-AD3	54, 53, 47, 46	I, 4-LEVEL, LVCMOS	SMBus reader Address Inputs. In both SMBus modes, these pins are the user set SMBus reader address inputs. External 1-k $\Omega$ pullup or pulldown recommended.			
READ_EN / SD_TH	26	I, FLOAT	In SMBus Reader MODE, this pin is not used. Leave it floating.			
ENSMB = FLOAT (SMI	Bus Controll	er Mode)				
SCL	50	I, 2-LEVEL, LVCMOS, O, open drain	Clock output when loading EEPROM configuration, reverting to SMBus clock input when EEPROM load is complete ( $\overline{ALL\_DONE}$ = 0). External 2-k $\Omega$ to 5-k $\Omega$ pullup resistor to VDD or VIN recommended as per SMBus interface standards <sup>(5)</sup>			
SDA	49	I, 2-LEVEL, LVCMOS, O, open drain	In both SMBus modes, this pin is the SMBus data I/O. Data input or open drain output. External $2$ -k $\Omega$ to $5$ -k $\Omega$ pullup resistor to VDD or VIN recommended as per SMBus interface standards <sup>(5)</sup>			
AD0-AD3	54, 53, 47, 46	I, 4-LEVEL, LVCMOS	SMBus reader Address Inputs. In both SMBus modes, these pins are the user set SMBus reader address inputs. External 1-k $\Omega$ pullup or pulldown recommended.			
READ_EN	26	I, 2-LEVEL, LVCMOS	A logic low on this pin starts the load from the external EEPROM <sup>(6)</sup> Once EEPROM load is complete ( <u>ALL_DONE</u> = 0), this pin functionality remains as <u>READ_EN</u> . It does not revert to an SD_TH input.			
ALL_DONE	27	O, 2- LEVEL, LVCMOS	Valid register load status output HIGH = External EEPROM load failed or incomplete LOW = External EEPROM load passed			
ENSMB = 0 (PIN MOD	NSMB = 0 (PIN MODE)					

## Table 5-1. Pin Functions<sup>(1)</sup> (2) (3) (4) (continued)

PIN	PIN						
NAME	NUMBER	I/O, TYPE	DESCRIPTION				
EQA0, EQA1, EQB0, EQB1	20, 19, 46, 47	I, 4-LEVEL, LVCMOS	EQA[1:0] and EQB[1:0] control the level of equalization on the input pins. The pins are active only when ENSMB is deasserted (low). The 8 channels are organized into two banks. Bank A is controlled with the EQA[1:0] pins and bank B is controlled with the EQB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The EQB[1:0] pins are converted to SMBUS AD2/AD3 inputs. See Table 8-2.				
DEMA0, DEMA1, DEMB0, DEMB1	49, 50, 53, 54	I, 4-LEVEL, LVCMOS	DEMA[1:0] and DEMB[1:0] control the level of de-emphasis of the output driver. The pins are only active when ENSMB is deasserted (low). The 8 channels are organized into two banks. Bank A is controlled with the DEMA[1:0] pins and bank B is controlled with the DEMB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The DEMA[1:0] pins are converted to SMBUS SCL/SDA and DEMB[1:0] pins are converted to AD0, AD1 inputs. See Table 8-3.				
CONTROL PINS — BO	OTH PIN AND	SMBUS MO	DES (LVCMOS)				
RATE	21	I, 4-LEVEL, LVCMOS	RATE control pin selects GEN 1,2 and GEN 3 operating modes. Tie 1 k $\Omega$ to GND = GEN 1,2 FLOAT = AUTO Rate Select of Gen1/2 and Gen3 with de-emphasis Tie 20 k $\Omega$ to GND = GEN 3 without de-emphasis Tied 1 k $\Omega$ to VDD = RESERVED				
RXDET	22	I, 4-LEVEL, LVCMOS	The RXDET pin controls the receiver detect function. Depending on the input level, a $50-\Omega$ or > $50-k\Omega$ termination to the power rail is enabled. See Table 8-4.				
LPBK	23	I, 4-LEVEL, LVCMOS	Controls the loopback function   Tie 1 k $\Omega$ to GND = Root Complex Loopback (INA_n to OUTB_n)   Float = Normal Operation   Tie 1 k $\Omega$ to VDD = End-point Loopback (INB_n to OUTA_n)				
VDD_SEL	25	I, LVCMOS	Controls the internal regulator FLOAT = 2.5-V mode Tie GND = 3.3-V mode See Figure 10-1.				
SD_TH	26	I, 4-LEVEL, LVCMOS	Controls the internal Signal Detect Threshold. See Table 8-5.				
PRSNT	52	I, 2-LEVEL, LVCMOS	Cable Present Detect input. High when a cable is not present per PCle Cabling Spec. 1.0. Puts part into low power mode. When LOW (normal operation) part is enabled. See Table 8-4.				
POWER	•	•					
VIN	24	Power	In 3.3-V mode, feed 3.3 V to VIN In 2.5-V mode, leave floating				
VDD	9, 14, 36, 41, 51	Power	Power supply pins 2.5-V mode, connect to 2.5-V supply 3.3-V mode, connect 0.1-µF capacitor to each VDD pin (output of LDO)				
GND	DAP	Power	Ground pad (DAP - die attach pad)				

- (1) LVCMOS inputs without the FLOAT conditions must be driven to a logic low or high at all times or operation is not verified.
- (2) Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10% to 90%.
- (3) For 3.3-V mode operation, VIN pin = 3.3 V and the VDD for the 4-level input is 3.3 V.
- (4) For 2.5-V mode operation, VDD pin = 2.5 V and the VDD for the 4-level input is 2.5 V.
- (5) SCL and SDA pins can be tied either to 3.3 V or 2.5 V, regardless of whether the device is operating in 2.5-V mode or 3.3-V mode.
- (6) When READ\_EN is asserted low, the device attempts to load EEPROM. If EEPROM cannot be loaded successfully, for example due to an invalid or blank hex file, the DS80PCI402 waits indefinitely in an unknown state where SMBus access is not possible.

  ALL\_DONE pin remains high in this situation.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



## **6 Specifications**

## 6.1 Absolute Maximum Ratings (1) (2) (3)

	MIN	MAX	UNIT
Supply Voltage (VDD - 2.5 V)	-0.5	2.75	V
Supply Voltage (VIN - 3.3 V)	-0.5	4.0	V
LVCMOS input/output voltage	-0.5	4.0	V
CML Input Voltage	-0.5	VDD + 0.5	V
CML Input Current	-30	30	mA
Junction Temperature		125	°C
Lead Temperature Soldering (4 s) <sup>(4)</sup>		260	°C
Storage temperature, T <sub>stg</sub>	-40	125	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute Maximum Numbers are specified for a junction temperature range of –40° C to 125° C. Models are validated to Maximum Operating Voltages only.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) For soldering specifications: See application note SNOA549.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±5000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V
		Machine model (MM), per JEDEC specification JESD22-A115-A	±150	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Ratings

	MIN	NOM	MAX	UNIT
Supply voltage (2.5-V mode)	2.375	2.5	2.625	V
Supply voltage (3.3-V mode)	3.0	3.3	3.6	V
Ambient temperature	-40	25	85	°C
SMBus (SDA, SCL)			3.6	V
Supply Noise up to 50 MHz <sup>(1)</sup>			100	mVp-p

(1) Allowed supply noise (mVp-p sine wave) under typical conditions.



### **6.4 Thermal Information**

		DS80PCI402	
	THERMAL METRIC <sup>(1)</sup>	NJY	UNIT
		54 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	26.6	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	10.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	4.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	4.3	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.5	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
PD	Power Dissipation	VDD = 2.5 V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PRSNT = 0		500	700	mW
		VIN = 3.3 V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PRSNT = 0		660	900	mW
LVCMOS / LV	TTL DC SPECIFICATIONS				·	
V <sub>IH25</sub>	High-level input voltage ( PRSNT, READ_EN pins)	2.5 V mode	2.0		VDD	V
V <sub>IH33</sub>	High-level input voltage ( PRSNT, READ_EN pins)	3.3 V mode	2.0		VIN	V
V <sub>IL</sub>	Low-Level Input Voltage ( PRSNT, READ_EN pins)		0		0.8	V
V <sub>OH</sub>	High-level output voltage ( ALL_DONE pin)	I <sub>OH</sub> = -4 mA	2.0			V
V <sub>OL</sub>	Low-level output voltage ( ALL_DONE pin)	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>IH</sub>	Input high current ( PRSNT pin)	VIN = 3.6 V,	-15		15	μΑ
	Input high current with internal resistors (4–level input pin)	LVCMOS = 3.6 V	20		150	μA
I <sub>IL</sub>	Input low current ( PRSNT pin)	VIN = 3.6 V,	-15		15	μΑ
	Input low current with internal resistors (4-level input pin)	LVCMOS = 0 V	-160		-40	μA
CML RECEIV	'ER INPUTS (IN_n+, IN_n-)				'	
RL <sub>RX-DIFF</sub>	RX differential return loss	0.05 to 1.25 GHz		-16		dB
		1.25 to 2.5 GHz		-16		dB
		2.5 to 4.0 GHz		-14		dB
RL <sub>RX-CM</sub>	RX common mode return loss	0.05 to 2.5 GHz		-12		dB
		2.5 to 4.0 GHz		-8		dB
Z <sub>RX-DC</sub>	RX DC single-ended impedance	Tested at VDD = 2.5 V	40	50	60	Ω
Z <sub>RX-DIFF-DC</sub>	RX DC differential mode impedance	Tested at VDD = 2.5 V	80	100	120	Ω



## **6.5 Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z <sub>RX-HIGH-IMP-</sub> DC-POS	DC input common mode impedance for V > 0	VID = 0 to 200 mV, ENSMB = 0, RXDET = 0, VDD = 2.5 V	'	50		kΩ
V <sub>RX-DIFF-DC</sub>	Differential RX peak-to-peak voltage (VID)	Tested at pins			1.2	V
V <sub>RX-SIGNAL-DET-</sub> DIFF-PP	Signal detect assert level for active data signal	SD_TH = float, 0101 pattern at 8 Gbps Measured at pins		180		mVp-p
V <sub>RX-IDLE-DET-</sub> DIFF-PP	Signal detect deassert level for electrical idle	SD_TH = float, 0101 pattern at 8 Gbps Measured at pins		110		mVp-p
HIGH-SPEED C	OUTPUTS					
V <sub>TX-DIFF-PP</sub>	Output voltage differential swing	Differential measurement with OUT_n+ and OUT_n-, terminated by $50\Omega$ to GND, AC-Coupled, VID = 1.0 Vp-p, DEM0 = 1, DEM1 = $0^{(1)}$	0.8	1.0	1.2	Vp-p
V <sub>TX-DE-RATIO_3.5</sub>	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = 0, DEM1 = R Gen 1 & 2 modes only		-3.5		dB
V <sub>TX-DE-RATIO_6</sub>	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = R, DEM1 = R Gen 1 & 2 modes only		-6		dB
T <sub>TX-DJ</sub>	Deterministic Jitter	VID = 800 mV, PRBS15 pattern, 8.0 Gbps, VOD = 1.0 V, EQ = 00, DE = 0 dB (no input or output trace loss)		0.05		Ulpp
T <sub>TX-RJ</sub>	Random Jitter	VID = 800 mV, 0101 pattern, 8.0 Gbps, VOD = 1.0 V, EQ = 00, DE = 0 dB, (no input or output trace loss)		0.3		ps RMS
T <sub>TX-RISE-FALL</sub>	TX rise/fall time	20% to 80% of differential output voltage <sup>(3)</sup>	35	45		ps
T <sub>RF-MISMATCH</sub>	TX rise/fall mismatch	20% to 80% of differential output voltage <sup>(3)</sup>		0.01	0.1	UI
RL <sub>TX-DIFF</sub>	TX differential return loss	0.05 to 1.25 GHz		-16		dB
		1.25 to 2.5 GHz		-12		dB
		2.5 to 4 GHz		-11		dB
RL <sub>TX-CM</sub>	TX common mode return loss	0.05 to 2.5 GHz		-12		dB
		2.5 to 4 GHz		-8		dB
Z <sub>TX-DIFF-DC</sub>	DC differential TX impedance			100		Ω
V <sub>TX-CM-AC-PP</sub>	TX AC peak-peak common mode voltage	VOD = 1.0 Vp-p, DEM0 = 1, DEM1 = 0 <sup>(3)</sup>			100	mVp-p
I <sub>TX-SHORT</sub>	TX short circuit current limit	Total current the transmitter can supply when shorted to VDD or GND		20		mA
V <sub>TX-CM-DC-</sub> ACTIVE-IDLE- DELTA	Absolute delta of DC common mode voltage during L0 and electrical idle	(3)			100	mV
V <sub>TX-CM-DC-LINE-</sub> DELTA	Absolute delta of DC common mode voltgae between TX+ and TX-	(3)			25	mV
T <sub>TX-IDLE-DATA</sub>	Max time to transition to differential DATA signal after IDLE	VID = 1.0 Vp-p, 8 Gbps		3.5		ns



## **6.5 Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN TYP MA	UNIT
T <sub>TX-DATA-IDLE</sub>	Max time to transition to IDLE after differential DATA signal	VID = 1.0 Vp-p, 8 Gbps	6.2	ns
T <sub>PLHD/PHLD</sub>	High-to-low and low-to-high differential propagation delay	$EQ = 00^{(2)}$	200	ps
T <sub>LSK</sub>	Lane-to-lane skew	T = 25° C, VDD = 2.5 V	25	ps
T <sub>PPSK</sub>	Part-to-part propagation delay skew	T = 25° C, VDD = 2.5 V	40	ps
EQUALIZATIO	ON			
DJE1	Residual deterministic jitter at 8 Gbps	35" 4mils FR4, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x1F,</b> DEM = 0 dB	0.14	Ulpp
DJE2	Residual deterministic jitter at 5 Gbps	35" 4mils FR4, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x1F,</b> DEM = 0 dB	0.1	Ulpp
DJE3	Residual deterministic jitter at 2.5 Gbps	35" 4mils FR4, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x1F,</b> DEM = 0 dB	0.05	Ulpp
DJE4	Residual deterministic jitter at 8 Gbps	10 meters 30-awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x2F</b> , DEM = 0 dB	0.16	Ulpp
DJE5	Residual deterministic jitter at 5 Gbps	10 meters 30-awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x2F</b> , DEM = 0 dB	0.1	Ulpp
DJE6	Residual deterministic jitter at 2.5 Gbps	10 meters 30-awg cable, VID = 0.8 Vp-p, PRBS15, <b>EQ = 0x2F,</b> DEM = 0 dB	0.05	Ulpp
DE-EMPHASI	S (GEN 1,2 MODE ONLY)		•	'
DJD1	Residual deterministic jitter at 2.5 Gbps and 5.0 Gbps	10" 4mils FR4, VID = 0.8 Vp-p, PRBS15, EQ = 00, VOD = 1.0 Vp-p, <b>DEM = -3.5 dB</b>	0.1	Ulpp
DJD2	Residual deterministic jitter at 2.5 Gbps and 5.0 Gbps	20" 4mils FR4, VID = 0.8 Vp-p, PRBS15, EQ = 00, VOD = 1.0 Vp-p, <b>DEM = -9 dB</b>	0.1	Ulpp

<sup>(1)</sup> In GEN3 mode, the output VOD level is not fixed. It will be adjusted automatically based on the VID input amplitude level. The output VOD level set by DEMA/B[1:0] in GEN3 mode is dependent on the VID level and the frequency content. The DS80PCI402 repeater in GEN3 mode is designed to be transparent, so the TX-FIR (de-emphasis) is passed to the RX to support the PCIe GEN3 handshake negotiation link training.

<sup>(2)</sup> Propagation delay measurements will change slightly based on the level of EQ selected. EQ = 00 will result in the largest propagation delays.

<sup>(3)</sup> Parameter is characterized but not tested in production.



## 6.6 Electrical Characteristics — Serial Management Bus Interface

Over recommended operating supply and temperature ranges unless other specified

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIAL BU	S INTERFACE DC SPECIFICATIONS				-	
V <sub>IL</sub>	Data, clock input low voltage				8.0	V
V <sub>IH</sub>	Data, clock input high voltage		2.1		3.6	V
I <sub>PULLUP</sub>	Current through pullup resistor or current source	High Power Specification	4			mA
V <sub>DD</sub>	Nominal bus voltage		2.375		3.6	V
I <sub>LEAK-Bus</sub>	Input leakage per bus segment	(1)	-200		+200	μA
I <sub>LEAK-Pin</sub>	Input leakage per device pin			-15		μA
Cı	Capacitance for SDA and SCL	(1) (2)			10	pF
R <sub>TERM</sub>	External termination resistance pull to $V_{DD}$ = 2.5 V ± 5% OR 3.3 V ±	Pullup V <sub>DD</sub> = 3.3 V, (1) (2) (3)		2000		Ω
	10%	Pullup V <sub>DD</sub> = 2.5 V, (1) (2) (3)		1000		Ω
SERIAL BU	S INTERFACE TIMING SPECIFICATION	NS				
FSMB	Bus operating frequency	ENSMB = VDD (Reader mode)			400	kHz
		ENSMB = FLOAT (Controller mode)	280	400	520	kHz
T <sub>BUF</sub>	Bus free time between stop and start condition		1.3			μs
T <sub>HD:STA</sub>	Hold time after (repeated) start condition. After this period, the first clock is generated.	At I <sub>PULLUP</sub> , Max	0.6			μs
T <sub>SU:STA</sub>	Repeated start condition setup time		0.6			μs
T <sub>SU:STO</sub>	Stop condition setup time		0.6			μs
T <sub>HD:DAT</sub>	Data hold time		0			ns
T <sub>SU:DAT</sub>	Data setup time		100			ns
T <sub>LOW</sub>	Clock low period		1.3			μs
T <sub>HIGH</sub>	Clock high period	(4)	0.6		50	μs
t <sub>F</sub>	Clock/data fall time	(4)			300	ns
t <sub>R</sub>	Clock/data rise time	(4)			300	ns
t <sub>POR</sub>	Time in which a device must be operational after power-on reset	(4) (5)			500	ms

<sup>(1)</sup> Recommended value.

(5) Specified by Design. Parameter not tested in production.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

 <sup>(2)</sup> Recommended maximum capacitance load per bus segment is 400 pF.
 (3) Maximum termination voltage should be identical to the device supply voltage.

<sup>(4)</sup> Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details.



## **6.7 Typical Characteristics**




Figure 6-1. Power Dissipation (PD) vs. Output Differential Voltage (VOD)




Figure 6-2. Output Differential Voltage (VOD = 1.0 Vp-p) vs. Supply Voltage (VDD)




Figure 6-3. Output Differential Voltage (VOD = 1.0 Vp-p) vs. Temperature



### 7 Parameter Measurement Information

#### 7.1




Figure 7-1. CML Output and Rise and Fall Transition Time




Figure 7-2. Propagation Delay Timing Diagram




Figure 7-3. Transmit Idle-Data and Data-Idle Response Time




Figure 7-4. SMBus Timing Parameters




## **8 Detailed Description**

### 8.1 Overview

The DS80PCI402 provides input CTLE and output De-emphasis equalization for lossy printed circuit board trace and cables. The DS80PCI402 operates in three modes: Pin Control mode configuration (ENSMB = 0), SMBus Reader MODE (ENSMB = 1) for register configurations from host controller or SMBus Controller Mode (ENSMB = Float) for loading the register configurations from an external EEPROM.

## 8.2 Functional Block Diagram



Note: This diagram is representative of device signal flow only; Channels A and B are bi-directional channels.



#### 8.3 Feature Description

#### 8.3.1 4-Level Input Configuration Guidelines

The 4-level input pins use a resistor divider to help set the four valid levels. There is an internal  $30-k\Omega$  pullup and a  $60-k\Omega$  pulldown connected to the package pin. These resistors, together with the external resistor connection combine to achieve the desired voltage level. Using the  $1-k\Omega$  pullup,  $1-k\Omega$  pulldown, no connect, or  $20-k\Omega$  pulldown provide the optimal voltage levels for each of the four input states.

Table 8-1. 4-Level Input Voltage

LEVEL	SETTING	3.3-V MODE	2.5-V MODE
0	1 kΩ to GND	0.1 V	0.08 V
R	20 kΩ to GND	0.33 × V <sub>IN</sub>	0.33 × V <sub>DD</sub>
F	FLOAT	0.67 × V <sub>IN</sub>	0.67 × V <sub>DD</sub>
1	1 k $\Omega$ to $V_{DD}/V_{IN}$	V <sub>IN</sub> – 0.05 V	V <sub>DD</sub> – 0.04 V

Typical 4-level input thresholds:

- Level 1 to 2 = 0.2 V<sub>IN</sub> or V<sub>DD</sub>
- Level 2 to 3 = 0.5 V<sub>IN</sub> or V<sub>DD</sub>
- Level 3 to 4 = 0.8 V<sub>IN</sub> or V<sub>DD</sub>

To minimize the start-up current associated with the integrated 2.5-V regulator, the 1-k $\Omega$  pullup and pulldown resistors are recommended. If several 4-level inputs require the same setting, it is possible to combine two or more 1-k $\Omega$  resistors into a single lower value resistor. As an example; combining two inputs with a single 500- $\Omega$  resistor is a good way to save board space. For the 20 k $\Omega$  to GND, this should also scale to 10 k $\Omega$ .

Table 8-2. Equalizer Settings<sup>(1)</sup>

EQUALIZ	ZATION E	BOOST R	ELATIVE TO DC	010 0 L. L			
LEVEL	EQA1 EQB1	EQA0 EQB0	EQ - 8 BITS [7:0]	dB at 1.25 GHz	dB at 2.5 GHz	dB at 4 GHz	SUGGESTED USE
1	0	0	0000 0000 = 0x00	2.1	3.7	4.9	FR4 < 5 inch trace
2	0	R	0000 0001 = 0x01	3.4	5.8	7.9	FR4 5 inch 5-mil trace
3	0	Float	0000 0010 = 0x02	4.8	7.7	9.9	FR4 5 inch 4-mil trace
4	0	1	0000 0011 = 0x03	5.9	8.9	11.0	FR4 10 inch 5-mil trace
5	R	0	0000 0111 = 0x07	7.2	11.2	14.3	FR4 10 inch 4–mil trace
6	R	R	0001 0101 = 0x15	6.1	11.4	14.6	FR4 15 inch 4–mil trace
7	R	Float	0000 1011 = 0x0B	8.8	13.5	17.0	FR4 20 inch 4-mil trace
8	R	1	0000 1111 = 0x0F	10.2	15.0	18.5	FR4 25 to 30 inch 4-mil trace
9	Float	0	0101 0101 = 0x55	7.5	12.8	18.0	FR4 30 inch 4-mil trace
10	Float	R	0001 1111 = 0x1F	11.4	17.4	22.0	FR4 35 inch 4–mil trace
11	Float	Float	0010 1111 = 0x2F	13.0	19.7	24.4	10 m, 30-awg cable
12	Float	1	0011 1111 = 0x3F	14.2	21.1	25.8	10 m – 12m cable
13	1	0	1010 1010 = 0xAA	13.8	21.7	27.4	
14	1	R	0111 1111 = 0x7F	15.6	23.5	29.0	
15	1	Float	1011 1111 = 0xBF	17.2	25.8	31.4	
16	1	1	1111 1111 = 0xFF	18.4	27.3	32.7	

<sup>(1)</sup> The suggested equalizer CTLE settings are based on 0 dB of TX preshoot/de-emphasis. In PCIe Gen 3 applications which use TX preshoot/de-emphasis, the CTLE should be set to a lower boost setting to optimize the RX eye opening.

Product Folder Links: DS80PCI402

Tab	le 8-3. Output	Voltage and De	-Emphasis Settir	າgs <sup>(1)</sup>
1A0	VOD Vp-p	DEM dB	INNER AMPLITUDE	
		(4)		

LEVEL	DEMA1 DEMB1	DEMA0 DEMB0	VOD Vp-p	DEM dB (see <sup>(1)</sup> )	INNER AMPLITUDE Vp-p	SUGGESTED USE
1	0	0	0.8	0	0.8	FR4 < 5 inch 4-mil trace
2	0	R	0.9	0	0.9	FR4 < 5 inch 4-mil trace
3	0	Float	0.9	-3.5	0.6	FR4 10 inch 4-mil trace
4	0	1	1.0	0	1.0	FR4 < 5 inch 4-mil trace
5	R	0	1.0	-3.5	0.7	FR4 10 inch 4-mil trace
6	R	R	1.0	-6	0.5	FR4 15 inch 4-mil trace
7	R	Float	1.1	0	1.1	FR4 < 5 inch 4-mil trace
8	R	1	1.1	-3.5	0.7	FR4 10 inch 4-mil trace
9	Float	0	1.1	-6	0.6	FR4 15 inch 4-mil trace
10	Float	R	1.2	0	1.2	FR4 < 5 inch 4-mil trace
11	Float	Float	1.2	-3.5	0.8	FR4 10 inch 4-mil trace
12	Float	1	1.2	-6	0.6	FR4 15 inch 4-mil trace
13	1	0	1.3	0	1.3	FR4 < 5 inch 4-mil trace
14	1	R	1.3	-3.5	0.9	FR4 10 inch 4-mil trace
15	1	Float	1.3	-6	0.7	FR4 15 inch 4-mil trace
16	1	1	1.3	-9	0.5	FR4 20 inch 4-mil trace

<sup>(1)</sup> The VOD output amplitude and DEM de-emphasis levels are set with the DEMA/B[1:0] pins. The de-emphasis levels are available in GEN1, GEN2, and GEN 3 modes when RATE = Float.

#### Table 8-4. RX-Detect Settings

	Table 6-4. RX-Detect Settings											
PRSNT (1) (PIN 52)	RXDET (PIN 22)	SMBus REG BIT[3:2]	INPUT TERMINATION	COMMENTS								
0	0	00	Hi-Z	Manual RX-Detect, input is high-impedance mode								
0	Tie 20 kΩ to GND	01	Pre Detect: Hi-Z Post Detect: 50 Ω	Auto RX-Detect, outputs test every 12 ms for 600 ms then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ Reset function by pulsing PRSNT high for 5 $\mu$ s then low again								
0	Float (Default)	10	Pre Detect: Hi-Z Post Detect: 50 Ω	Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ Reset function by pulsing PRSNT high for 5 $\mu$ s then low again								
0	1	11	50 Ω	Manual RX-Detect, input is 50 Ω								
1	Х		Hi-Z	Power-down mode, input is high impedance, output drivers are disabled Used to reset RX-Detect State Machine when held high for 5 μs								

In SMBus Reader MODE, the Rx Detect State Machine can be manually reset in software by overriding the device PRSNT function. This is accomplished by setting the Override RXDET bit (Reg 0x02[7]) and then toggling the RXDET Value bit (Reg 0x02[6]). See Table 8-9 for more information about resetting the Rx Detect State Machine.

#### Table 8-5. Signal Detect Threshold Level<sup>(1)</sup>

SD_TH	SMBus REG BIT [3:2] AND [1:0]	ASSERT LEVEL (TYP)	DEASSERT LEVEL (TYP)
0	10	210 mVp-p	150 mVp-p
R	01	160 mVp-p	100 mVp-p
F (default)	00	180 mVp-p	110 mVp-p
1	11	190 mVp-p	130 mVp-p

(1) VDD = 2.5 V, 25° C, and 0101 pattern at 8 Gbps.

#### 8.4 Device Functional Modes

The DS80PCI402 is a low-power 8-channel repeater optimized for PCI Express Gen 1/2 and 3. The DS80PCI402 compensates for lossy FR-4 printed circuit board backplanes and balanced cables. The DS80PCI402 operates in three modes: Pin Control mode (ENSMB = 0), SMBus Reader MODE (ENSMB = 1) and SMBus Controller Mode (ENSMB = float) to load register information from external EEPROM; refer to Section 8.5.5 for additional information.

#### 8.4.1 Pin Control Mode

When in pin mode (ENSMB = 0), equalization and de-emphasis can be selected via pin for each side independently. When de-emphasis is asserted VOD is automatically adjusted per the De- Emphasis table below. The RXDET pins provides automatic and manual control for input termination (50  $\Omega$  or > 50 k $\Omega$ ). RATE setting is also pin controllable with pin selections (Gen 1/2, auto detect and Gen 3). The receiver electrical idle detect threshold is also adjustable via the SD TH pin.

#### 8.4.2 SMBUS Mode

When in SMBus mode (ENSMB = 1), the VOD (output amplitude), equalization, de-emphasis, and termination disable features are all programmable on a individual lane basis, instead of grouped by A or B as in the pin mode case. Upon assertion of ENSMB, the EQx and DEMx functions revert to register control immediately. The EQx and DEMx pins are converted to AD0-AD3 SMBus address inputs. The other external control pins (RATE, RXDET and SD\_TH) remain active unless their respective registers are written to and the appropriate override bit is set, in which case they are ignored until ENSMB is driven low (pin mode). On power-up and when ENSMB is driven low all registers are reset to their default state. If PRSNT is asserted while ENSMB is high, the registers retain their current state.

Equalization settings accessible via the pin controls were chosen to meet the needs of most PCIe applications. If additional fine tuning or adjustment is needed, additional equalization settings can be accessed via the SMBus registers. Each input has a total of 256 possible equalization settings. The *Section 8.3.1* show the 16 setting when the device is in pin mode. When using SMBus mode, the equalization, VOD and de- Emphasis levels are set by registers.

#### 8.5 Programming

#### 8.5.1 System Management Bus (SMBus) and Configuration Registers

The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. ENSMB = 1 k $\Omega$  to VDD to enable SMBus Reader MODE and allow access to the configuration registers.

The DS80PCl402 has the AD[3:0] inputs in SMBus mode. These pins are the user set SMBUS reader address inputs. The AD[3:0] pins have internal pulldown. When left floating or pulled low the AD[3:0] = 0000'b, the device default address byte is 0xB0. Based on the SMBus 2.0 specification, the DS80PCl402 has a 7-bit reader address. The LSB is set to 0'b (for a WRITE). The device supports up to 16 address byte, which can be set with the AD[3:0] inputs. Below are the 16 addresses.

Product Folder Links: DS80PCI402

Table 8-6. Device reader Address Bytes

AD[3:0] SETTINGS	ADDRESS BYTES (HEX)	7-BIT reader ADDRESS (HEX)	
0000	В0	58	
0001	B2	59	
0010	B4	5A	
0011	B6	5B	
0100	B8	5C	
0101	ВА	5D	
0110	BC	5E	
0111	BE	5F	
1000	C0	60	
1001	C2	61	
1010	C4	62	
1011	C6	63	
1100	C8	64	
1101	CA	65	
1110	СС	66	
1111	CE	67	

The SDA/SCL pins are 3.3 V tolerant, but are not 5 V tolerant. An external pullup resistor is required on the SDA and SCL line. The resistor value can be from 2 k $\Omega$  to 5 k $\Omega$  depending on the voltage, loading, and speed.

#### 8.5.2 Transfer of Data Through the SMBus

During normal operation the data on SDA must be stable during the time when SCL is High.

There are three unique states for the SMBus:

START: A high-to-low transition on SDA while SCL is High indicates a message START condition.

STOP: A low-to-high transition on SDA while SCL is High indicates a message STOP condition.

**IDLE:** If SCL and SDA are both High for a time exceeding  $t_{BUF}$  from the last detected STOP condition or if they are High for a total exceeding the maximum specification for  $t_{HIGH}$  then the bus will transfer to the IDLE state.

#### 8.5.3 Writing a Register

To write a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (reader) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drive the 8-bit data byte.
- 6. The Device drives an ACK bit ("0").
- 7. The Host drives a STOP condition.

The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.



#### 8.5.4 Reading a Register

To read a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (reader) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drives a START condition.
- 6. The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7. The Device drives an ACK bit "0".
- 8. The Device drives the 8-bit data value (register contents).
- 9. The Host drives a NACK bit "1" indicating end of the READ transfer.
- 10. The Host drives a STOP condition.

The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

#### 8.5.5 SMBus Controller Mode

The DS80PCl402 device supports reading directly from an external EEPROM device by implementing SMBus Controller Mode. When using the SMBus Controller Mode, the DS80PCl402 will read directly from specific location in the external EEPROM. When designing a system for using the external EEPROM, the user needs to follow these specific guidelines.

- Set ENSMB = Float enable the SMBus Controller Mode.
- The external EEPROM device address byte must be 0xA0 and capable of 1-MHz operation at 2.5-V and 3.3-V supply. The maximum allowed size is 8 kbits (1024 bytes)
- Set the AD[3:0] inputs for SMBus address byte. When the AD[3:0] = 0000'b, the device address byte is 0xB0.

When tying multiple DS80PCI402 devices to the SDA and SCL bus, use these guidelines to configure the devices.

- Use SMBus AD[3:0] address bits so that each device can loaded its configuration from the EEPROM. Example below is for 4 devices.
  - U1: AD[3:0] = 0000 = 0xB0
  - U2: AD[3:0] = 0001 = 0xB2
  - U3: AD[3:0] = 0010 = 0xB4
  - U4: AD[3:0] = 0011 = 0xB6
- Use a pullup resistor on SDA and SCL: value = 2 kΩ
- Daisy-chain READ\_EN (pin 26) and ALL\_DONE (pin 27) from one device to the next device in the sequence so that they do not compete for the EEPROM at the same time.
  - 1. Tie READ EN of the first device in the chain (U1) to GND
  - 2. Tie ALL DONE of U1 to READ EN of U2
  - 3. Tie ALL DONE of U2 to READ EN of U3
  - 4. Tie ALL DONE of U3 to READ EN of U4
  - 5. Optional: Tie ALL\_DONE output of U4 to a LED to show the devices have been loaded successfully

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com

The following example represents a 2 kbits (256 × 8-bit) EEPROM in hex format for the DS80PCI402 device. The first 3 bytes of the EEPROM always contain a header common and necessary to control initialization of all devices connected to the SMBus. CRC enable flag to enable/disable CRC checking. If CRC checking is disabled, a fixed pattern (0xA5) is written/read instead of the CRC byte from the CRC location, to simplify the control. There is a MAP bit to flag the presence of an address map that specifies the configuration data start in the EEPROM. If the MAP bit is not present the configuration data start address is derived from the DS80PCI402 address and the configuration data size. A bit to indicate an EEPROM size > 256 bytes is necessary to properly address the EEPROM. There are 37 bytes of data size for each DS80PCI402 device.

#### :2000000000001000000407002FAD4002FAD4002FAD4002FAD401805F5A8005F5A8005F5AD8

For more information in regards to EEPROM programming and the hex format, see SNLA228.

20



## 8.6 Register Maps

Table 8-7. EEPROM Register Map - Single Device with Default Value

EEPROM A	ddress	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0
Description		0x00	CRC EN	Address Map Present	EEPROM > 256 Bytes	RES	DEVICE COUNT[3]	DEVICE COUNT[2]	DEVICE COUNT[1]	DEVICE COUNT[0]
Default Value	0x00	UXUU	0	0	0	0	0	0	0	0
Description			RES							
Default Value	0x00	0x01	0	0	0	0	0	0	0	0
Description			Max EEPROM Burst size[7]	Max EEPROM Burst size[6]	Max EEPROM Burst size[5]	Max EEPROM Burst size[4]	Max EEPROM Burst size[3]	Max EEPROM Burst size[2]	Max EEPROM Burst size[1]	Max EEPROM Burst size[0]
Default Value	0x00	0x02	0	0	0	0	0	0	0	0
Description			PWDN_ch7	PWDN_ch6	PWDN_ch5	PWDN_ch4	PWDN_ch3	PWDN_ch2	PWDN_ch1	PWDN_ch0
SMBus Regi	ster	0x03	0x01[7]	0x01[6]	0x01[5]	0x01[4]	0x01[3]	0x01[2]	0x01[1]	0x01[0]
Default Value	0x00		0	0	0	0	0	0	0	0
Description			lpbk_1	lpbk_0	PWDN_INPUTS	PWDN_OSC	Ovrd_ PRSNT	RES	RES	RES
SMBus Regi	ster	0x04	0x02[5]	0x02[4]	0x02[3]	0x02[2]	0x02[0]	0x04[7]	0x04[6]	0x04[5]
Default Value	0x00		0	0	0	0	0	0	0	0
Description			RES	RES	RES	RES	RES	rxdet_btb_en	Ovrd_idle_th	Ovrd_RES
SMBus Regi	ster	0x05	0x04[4]	0x04[3]	0x04[2]	0x04[1]	0x04[0]	0x06[4]	0x08[6]	0x08[5]
Default Value	0x04		0	0	0	0	0	1	0	0
Description	1		Ovrd_IDLE	Ovrd_RX_DET	Ovrd_RATE	RES	RES	rx_delay_sel_2	rx_delay_sel_1	rx_delay_sel_0
SMBus Regi	ster	0x06	0x08[4]	0x08[3]	0x08[2]	0x08[1]	0x08[0]	0x0B[6]	0x0B[5]	0x0B[4]
Default Value	0x07	UNUU	0	0	0	0	0	1	1	1
Description	1		RD_delay_sel_3	RD_delay_sel_2	RD_delay_sel_1	RD_delay_sel_0	ch0_ldle_auto	ch0_ldle_sel	ch0_RXDET_1	ch0_RXDET_0
SMBus Regi	ster	0x07	0x0B[3]	0x0B[2]	0x0B[1]	0x0B[0]	0x0E[5]	0x0E[4]	0x0E[3]	0x0E[2]
Default Value	0x00		0	0	0	0	0	0	0	0

Product Folder Links: DS80PCI402

www.ti.com

## Table 8-7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM AC	ldress	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Description			ch0_BST_7	ch0_BST_6	ch0_BST_5	ch0_BST_4	ch0_BST_3	ch0_BST_2	ch0_BST_1	ch0_BST_0
SMBus Regis	ster	0x08	0x0F[7]	0x0F[6]	0x0F[5]	0x0F[4]	0x0F[3]	0x0F[2]	0x0F[1]	0x0F[0]
Default Value	0x2F		0	0	1	0	1	1	1	1
Description			ch0_Sel_scp	ch0_Sel_mode	ch0_RES_2	ch0_RES_1	ch0_RES_0	ch0_VOD_2	ch0_VOD_1	ch0_VOD_0
SMBus Regis	ster	0x09	0x10[7]	0x10[6]	0x10[5]	0x10[4]	0x10[3]	0x10[2]	0x10[1]	0x10[0]
Default Value	0xAD		1	0	1	0	1	1	0	1
Description			ch0_DEM_2	ch0_DEM_1	ch0_DEM_0	ch0_Slow	ch0_idle_tha_1	ch0_idle_tha_0	ch0_idle_thd_1	ch0_idle_thd_0
SMBus Regis	ster	0x0A	0x11[2]	0x11[1]	0x11[0]	0x12[7]	0x12[3]	0x12[2]	0x12[1]	0x12[0]
Default Value	0x40	OXO7 (	0	1	0	0	0	0	0	0
Description			ch1_ldle_auto	ch1_ldle_sel	ch1_RXDET_1	ch1_RXDET_0	ch1_BST_7	ch1_BST_6	ch1_BST_5	ch1_BST_4
SMBus Regis	ster	0x0B	0x15[5]	0x15[4]	0x15[3]	0x15[2]	0x16[7]	0x16[6]	0x16[5]	0x16[4]
Default Value	0x02	OXOB	0	0	0	0	0	0	1	0
Description			ch1_BST_3	ch1_BST_2	ch1_BST_1	ch1_BST_0	ch1_Sel_scp	ch1_Sel_mode	ch1_RES_2	ch1_RES_1
SMBus Regis	ster	0x0C	0x16[3]	0x16[2]	0x16[1]	0x16[0]	0x17[7]	0x17[6]	0x17[5]	0x17[4]
Default Value	0xFA		1	1	1	1	1	0	1	0
Description			ch1_RES_0	ch1_VOD_2	ch1_VOD_1	ch1_VOD_0	ch1_DEM_2	ch1_DEM_1	ch1_DEM_0	ch1_Slow
SMBus Regis	ster	0x0D	0x17[3]	0x17[2]	0x17[1]	0x17[0]	0x18[2]	0x18[1]	0x18[0]	0x19[7]
Default Value	0xD4		1	1	0	1	0	1	0	0
Description			ch1_idle_tha_1	ch1_idle_tha_0	ch1_idle_thd_1	ch1_idle_thd_0	ch2_ldle_auto	ch2_ldle_sel	ch2_RXDET_1	ch2_RXDET_0
SMBus Regis	ster	0x0E	0x19[3]	0x19[2]	0x19[1]	0x19[0]	0x1C[5]	0x1C[4]	0x1C[3]	0x1C[2]
Default Value	0x00	ONOL	0	0	0	0	0	0	0	0
Description			ch2_BST_7	ch2_BST_6	ch2_BST_5	ch2_BST_4	ch2_BST_3	ch2_BST_2	ch2_BST_1	ch2_BST_0
SMBus Regis	ster	0x0F	0x1D[7]	0x1D[6]	0x1D[5]	0x1D[4]	0x1D[3]	0x1D[2]	0x1D[1]	0x1D[0]
Default Value	0x2F	0,01	0	0	1	0	1	1	1	1

22



## Table 8-7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM Ad	dress	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0
Description			ch2_Sel_scp	ch2_Sel_mode	ch2_RES_2	ch2_RES_1	ch2_RES_0	ch2_VOD_2	ch2_VOD_1	ch2_VOD_0
SMBus Regis	ster	0x10	0x1E[7]	0x1E[6]	0x1E[5]	0x1E[4]	0x1E[3]	0x1E[2]	0x1E[1]	0x1E[0]
Default Value	0xAD	0.00	1	0	1	0	1	1	0	1
Description			ch2_DEM_2	ch2_DEM_1	ch2_DEM_0	ch2_Slow	ch2_idle_tha_1	ch2_idle_tha_0	ch2_idle_thd_1	ch2_idle_thd_0
SMBus Regis	ster	0x11	0x1F[2]	0x1F[1]	0x1F[0]	0x20[7]	0x20[3]	0x20[2]	0x20[1]	0x20[0]
Default Value	0x40		0	1	0	0	0	0	0	0
Description			ch3_ldle_auto	ch3_ldle_sel	ch3_RXDET_1	ch3_RXDET_0	ch3_BST_7	ch3_BST_6	ch3_BST_5	ch3_BST_4
SMBus Regis	ster	0x12	0x23[5]	0x23[4]	0x23[3]	0x23[2]	0x24[7]	0x24[6]	0x24[5]	0x24[4]
Default Value	0x02	OXIZ	0	0	0	0	0	0	1	0
Description			ch3_BST_3	ch3_BST_2	ch3_BST_1	ch3_BST_0	ch3_Sel_scp	ch3_Sel_mode	ch3_RES_2	ch3_RES_1
SMBus Regis	ster	0x13	0x24[3]	0x24[2]	0x24[1]	0x24[0]	0x25[7]	0x25[6]	0x25[5]	0x25[4]
Default Value	0xFA	0.10	1	1	1	1	1	0	1	0
Description			ch3_RES_0	ch3_VOD_2	ch3_VOD_1	ch3_VOD_0	ch3_DEM_2	ch3_DEM_1	ch3_DEM_0	ch3_Slow
SMBus Regis	ster	0x14	0x25[3]	0x25[2]	0x25[1]	0x25[0]	0x26[2]	0x26[1]	0x26[0]	0x27[7]
Default Value	0xD4		1	1	0	1	0	1	0	0
Description			ch3_idle_tha_1	ch3_idle_tha_0	ch3_idle_thd_1	ch3_idle_thd_0	ovrd_fast_idle	en_high_idle_th_n	en_high_idle_th_s	en_fast_idle_n
SMBus Regis	ster	0x15	0x27[3]	0x27[2]	0x27[1]	0x27[0]	0x28[6]	0x28[5]	0x28[4]	0x28[3]
Default Value	0x09		0	0	0	0	0	0	0	1
Description			en_fast_idle_s	eqsd_mgain_n	eqsd_mgain_s	ch4_ldle_auto	ch4_ldle_sel	ch4_RXDET_1	ch4_RXDET_0	ch4_BST_7
SMBus Regis	ster	0x16	0x28[2]	0x28[1]	0x28[0]	0x2B[5]	0x2B[4]	0x2B[3]	0x2B[2]	0x2C[7]
Default Value	0x80		1	0	0	0	0	0	0	0
Description			ch4_BST_6	ch4_BST_5	ch4_BST_4	ch4_BST_3	ch4_BST_2	ch4_BST_1	ch4_BST_0	ch4_Sel_scp
SMBus Regis	ster	0x17	0x2C[6]	0x2C[5]	0x2C[4]	0x2C[3]	0x2C[2]	0x2C[1]	0x2C[0]	0x2D[7]
Default Value	0x5F	VAII	0	1	0	1	1	1	1	1

Product Folder Links: DS80PCI402



Table 8-7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM A	ddress	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0
Description			ch4_Sel_mode	ch4_RES_2	ch4_RES_1	ch4_RES_0	ch4_VOD_2	ch4_VOD_1	ch4_VOD_0	ch4_DEM_2
SMBus Regi	ster	0x18	0x2D[6]	0x2D[5]	0x2D[4]	0x2D[3]	0x2D[2]	0x2D[1]	0x2D[0]	0x2E[2]
Default Value	0x5A		0	1	0	1	1	0	1	0
Description			ch4_DEM_1	ch4_DEM_0	ch4_Slow	ch4_idle_tha_1	ch4_idle_tha_0	ch4_idle_thd_1	ch4_idle_thd_0	ch5_ldle_auto
SMBus Regi	ster	0x19	0x2E[1]	0x2E[0]	0x2F[7]	0x2F[3]	0x2F[2]	0x2F[1]	0x2F[0]	0x32[5]
Default Value	0x80		1	0	0	0	0	0	0	0
Description			ch5_ldle_sel	ch5_RXDET_1	ch5_RXDET_0	ch5_BST_7	ch5_BST_6	ch5_BST_5	ch5_BST_4	ch5_BST_3
SMBus Regi	ster	0x1A	0x32[4]	0x32[3]	0x32[2]	0x33[7]	0x33[6]	0x33[5]	0x33[4]	0x33[3]
Default Value	0x05		0	0	0	0	0	1	0	1
Description			ch5_BST_2	ch5_BST_1	ch5_BST_0	ch5_Sel_scp	ch5_Sel_mode	ch5_RES_2	ch5_RES_1	ch5_RES_0
SMBus Regi	ster	0x1B	0x33[2]	0x33[1]	0x33[0]	0x34[7]	0x34[6]	0x34[5]	0x34[4]	0x34[3]
Default Value	0xF5	0.7.12	1	1	1	1	0	1	0	1
Description			ch5_VOD_2	ch5_VOD_1	ch5_VOD_0	ch5_DEM_2	ch5_DEM_1	ch5_DEM_0	ch5_Slow	ch5_idle_tha_1
SMBus Regi	ster	0x1C	0x34[2]	0x34[1]	0x34[0]	0x35[2]	0x35[1]	0x35[0]	0x36[7]	0x36[3]
Default Value	0xA8		1	0	1	0	1	0	0	0
Description			ch5_idle_tha_0	ch5_idle_thd_1	ch5_idle_thd_0	ch6_ldle_auto	ch6_ldle_sel	ch6_RXDET_1	ch6_RXDET_0	ch6_BST_7
SMBus Regi	ster	0x1D	0x36[2]	0x36[1]	0x36[0]	0x39[5]	0x39[4]	0x39[3]	0x39[2]	0x3A[7]
Default Value	0x00		0	0	0	0	0	0	0	0
Description	-		ch6_BST_6	ch6_BST_5	ch6_BST_4	ch6_BST_3	ch6_BST_2	ch6_BST_1	ch6_BST_0	ch6_Sel_scp
SMBus Regi	ster	0x1E	0x3A[6]	0x3A[5]	0x3A[4]	0x3A[3]	0x3A[2]	0x3A[1]	0x3A[0]	0x3B[7]
Default Value	0x5F		0	1	0	1	1	1	1	1
Description	-		ch6_Sel_mode	ch6_RES_2	ch6_RES_1	ch6_RES_0	ch6_VOD_2	ch6_VOD_1	ch6_VOD_0	ch6_DEM_2
SMBus Regi	ster	0x1F	0x3B[6]	0x3B[5]	0x3B[4]	0x3B[3]	0x3B[2]	0x3B[1]	0x3B[0]	0x3C[2]
Default Value	0x5A	J. 11	0	1	0	1	1	0	1	0



## Table 8-7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM Addre	ss Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0
Description		ch6_DEM_1	ch6_DEM_0	ch6_Slow	ch6_idle_tha_1	ch6_idle_tha_0	ch6_idle_thd_1	ch6_idle_thd_0	ch7_ldle_auto
SMBus Register	0x20	0x3C[1]	0x3C[0]	0x3D[7]	0x3D[3]	0x3D[2]	0x3D[1]	0x3D[0]	0x40[5]
Default Value 0x8		1	0	0	0	0	0	0	0
Description		ch7_ldle_sel	ch7_RXDET_1	ch7_RXDET_0	ch7_BST_7	ch7_BST_6	ch7_BST_5	ch7_BST_4	ch7_BST_3
SMBus Register	0x21	0x40[4]	0x40[3]	0x40[2]	0x41[7]	0x41[6]	0x41[5]	0x41[4]	0x41[3]
Default Value 0x0		0	0	0	0	0	1	0	1
Description		ch7_BST_2	ch7_BST_1	ch7_BST_0	ch7_Sel_scp	ch7_Sel_mode	ch7_RES_2	ch7_RES_1	ch7_RES_0
SMBus Register	0x22	0x41[2]	0x41[1]	0x41[0]	0x42[7]	0x42[6]	0x42[5]	0x42[4]	0x42[3]
Default Value 0xF		1	1	1	1	0	1	0	1
Description		ch7_VOD_2	ch7_VOD_1	ch7_VOD_0	ch7_DEM_2	ch7_DEM_1	ch7_DEM_0	ch7_Slow	ch7_idle_tha_1
SMBus Register	0x23	0x42[2]	0x42[1]	0x42[0]	0x43[2]	0x43[1]	0x43[0]	0x44[7]	0x44[3]
Default Value 0xA		1	0	1	0	1	0	0	0
Description		ch7_idle_tha_0	ch7_idle_thd_1	ch7_idle_thd_0	iph_dac_ns_1	iph_dac_ns_0	ipp_dac_ns_1	ipp_dac_ns_0	ipp_dac_1
SMBus Register	0x24	0x44[2]	0x44[1]	0x44[0]	0x47[3]	0x47[2]	0x47[1]	0x47[0]	0x48[7]
Default Value 0x0		0	0	0	0	0	0	0	0
Description		ipp_dac_0	RD23_67	RD01_45	RD_PD_ovrd	RD_Sel_test	RD_RESET_ovrd	PWDB_input_DC	DEM_VOD_ovrd
SMBus Register	0x25	0x48[6]	0x4C[7]	0x4C[6]	0x4C[5]	0x4C[4]	0x4C[3]	0x4C[0]	0x59[0]
Default Value 0x0		0	0	0	0	0	0	0	0
Description		DEM_ovrd_N2	DEM_ovrd_N1	DEM_ovrd_N0	VOD_ovrd_N2	VOD_ovrd_N1	VOD_ovrd_N0	SPARE0	SPARE1
SMBus Register	0x26	0x5A[7]	0x5A[6]	0x5A[5]	0x5A[4]	0x5A[3]	0x5A[2]	0x5A[1]	0x5A[0]
Default Value 0x5		0	1	0	1	0	1	0	0
Description		DEM_ovrd_S2	DEM_ovrd_S1	DEM_ovrd_S0	VOD_ovrd_S2	VOD_ovrd_S1	VOD_ovrd_S0	SPARE0	SPARE1
SMBus Register	0x27	0x5B[7]	0x5B[6]	0x5B[5]	0x5B[4]	0x5B[3]	0x5B[2]	0x5B[1]	0x5B[0]
Default Value 0x5		0	1	0	1	0	1	0	0

Product Folder Links: DS80PCI402



## Table 8-8. Multi DS80PCI402 EEPROM Data<sup>(1)</sup>

EEPROM Address		EEPROM Data	Comments
	Address (Hex)		
0	00	0x43	CRC_EN = 0, Address Map = 1, >256 bytes = 0, Device Count[3:0] = 3
1	01	0x00	
2	02	0x08	EEPROM Burst Size
3	03	0x00	CRC not used
4	04	0x0B	Device 0 Address Location
5	05	0x00	CRC not used
6	06	0x0B	Device 1 Address Location
7	07	0x00	CRC not used
8	08	0x30	Device 2 Address Location
9	09	0x00	CRC not used
10	0A	0x30	Device 3 Address Location
11	0B	0x00	Begin Device 0, 1 - Address Offset 3
12	0C	0x00	
13	0D	0x04	
14	0E	0x07	
15	0F	0x00	
16	10	0x00	EQ CHB0 = 00
17	11	0xAB	VOD CHB0 = 1.0 V
18	12	0x00	DEM CHB0 = 0 (0 dB)
19	13	0x00	EQ CHB1 = 00
20	14	0x0A	VOD CHB1 = 1.0 V
21	15	0xB0	DEM CHB1 = 0 (0 dB)
22	16	0x00	
23	17	0x00	EQ CHB2 = 00
24	18	0xAB	VOD CHB2 = 1.0 V
25	19	0x00	DEM CHB2 = 0 (0 dB)
26	1A	0x00	EQ CHB3 = 00
27	1B	0x0A	VOD CHB3 = 1.0 V
28	1C	0xB0	DEM CHB3 = 0 (0 dB)
29	1D	0x01	
30	1E	0x80	
31	1F	0x01	EQ CHA0 = 00
32	20	0x56	VOD CHA0 = 1.0 V
33	21	0x00	DEM CHA0 = 0 (0 dB)
34	22	0x00	EQ CHA1 = 00
35	23	0x15	VOD CHA1 = 1.0 V
36	24	0x60	DEM CHA1 = 0 (0 dB)
37	25	0x00	
38	26	0x01	EQ CHA2 = 00
39	27	0x56	VOD CHA2 = 1.0 V
40	28	0x00	DEM CHA2 = 0 (0 dB)
41	29	0x00	EQ CHA3 = 00
42	29 2A	0x15	VOD CHA3 = 1.0 V
43	2B	0x60	DEM CHA3 = 0 (0 dB)



## Table 8-8. Multi DS80PCI402 EEPROM Data<sup>(1)</sup> (continued)

EEPROM Address	Address (Hex)	EEPROM Data	Comments
44	2C	0x00	
45	2D	0x00	
46	2E	0x54	
47	2F	0x54	End Device 0, 1 - Address Offset 39
48	30	0x00	Begin Device 2, 3 - Address Offset 3
49	31	0x00	
50	32	0x04	
51	33	0x07	
52	34	0x00	
53	35	0x00	EQ CHB0 = 00
54	36	0xAB	VOD CHB0 = 1.0 V
55	37	0x00	DEM CHB0 = 0 (0 dB)
56	38	0x00	EQ CHB1 = 00
57	39	0x0A	VOD CHB1 = 1.0 V
58	3A	0xB0	DEM CHB1 = 0 (0 dB)
59	3B	0x00	
60	3C	0x00	EQ CHB2 = 00
61	3D	0xAB	VOD CHB2 = 1.0 V
62	3E	0x00	DEM CHB2 = 0 (0 dB)
63	3F	0x00	EQ CHB3 = 00
64	40	0x0A	VOD CHB3 = 1.0 V
65	41	0xB0	DEM CHB3 = 0 (0 dB)
66	42	0x01	
67	43	0x80	
68	44	0x01	EQ CHA0 = 00
69	45	0x56	VOD CHA0 = 1.0 V
70	46	0x00	DEM CHA0 = 0 (0 dB)
71	47	0x00	EQ CHA1 = 00
72	48	0x15	VOD CHA1 = 1.0 V
73	49	0x60	DEM CHA1 = 0 (0 dB)
74	4A	0x00	
75	4B	0x01	EQ CHA2 = 00
76	4C	0x56	VOD CHA2 = 1.0 V
77	4D	0x00	DEM CHA2 = 0 (0 dB)
78	4E	0x00	EQ CHA3 = 00
79	4F	0x15	VOD CHA3 = 1.0 V
80	50	0x60	DEM CHA3 = 0 (0 dB)
81	51	0x00	
82	52	0x00	
83	53	0x54	
84	54	0x54	End Device 2, 3 - Address Offset 39

<sup>(1)</sup> CRC\_EN = 0, Address Map = 1, >256 byte = 0, Device Count[3:0] = 3. This example has all 8 channels set to EQ = 0x00 (min boost), VOD = 1.0 V, DEM = 0 (0 dB) and multiple device can point to the same address map.

Product Folder Links: DS80PCI402



Table 8-9. SMBus Reader MODE Register Map

Address	Register Name	Bit	Field	Туре	Default	EEPROM	Description
						Bit	
0x00	Device Address Observation	7	Reserved	R/W	0x00		Set bit to 0
	Observation	6:3	Address Bit AD[3:0]	R			Observation of AD[3:0] bits [6]: AD3 [5]: AD2 [4]: AD1 [3]: AD0 See Table 8-6
		2	EEPROM Read Done	R			1: Device completed the read from external EEPROM
		1:0	Reserved	R/W			Reserved
0x01	PWDN Channels	7:0	PWDN CHx	R/W	0x00	Yes	Power Down per Channel [7]: CH7 – CHA_3 [6]: CH6 – CHA_2 [5]: CH5 – CHA_1 [4]: CH4 – CHA_0 [3]: CH3 – CHB_3 [2]: CH2 – CHB_2 [1]: CH1 – CHB_1 [0]: CH0 – CHB_0 0x00 = all channels enabled 0xFF = all channels disabled Note: override PRSNT pin
0x02	Override PRSNT, LPBK Control	7	Override RXDET	R/W	0x00		1 = Override Automatic Rx Detect State Machine Reset
		6	RXDET Value				1 = Set Rx Detect State Machine Reset 0 = Clear Rx Detect State Machine Reset
		5:4	LPBK Control			Yes	00: Use LPBK pin control 01: INA_n to OUTB_n loopback 10: INB_n to OUTA_n loopback 11: Disable loopback and ignore LPBK pin
		3:2	Reserved	1		Yes	Set bits to 0
		1	Reserved	1			Set bit to 0
		0	Override PRSNT pin			Yes	1: Block PRSNT pin control 0: Allow PRSNT pin control
0x03	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x04	Reserved	7:0	Reserved	R/W	0x00	Yes	Set bits to 0
0x05	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x06	reader Register	7:5	Reserved	R/W	0x10		Set bits to 0
	Control	4	Reserved	1		Yes	Set bit to 1
		3	Register Enable				1 = Enables SMBus Reader MODE Register Control Note: To change VOD, DEM, and EQ of the channels in Reader mode, this bit must be set to 1.
		2:0	Reserved				Set bits to 0
0x07	Digital Reset	7	Reserved	R/W	0x01		Set bit to 0
	Control	6	Reset Registers				Self clearing bit, set to 1 to reset the register to default values.
		5:0	Reserved				Set bits to 000001'b



Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x08	Override	7	Reserved	R/W	0x00		Set bit to 0
	Pin Control	6	Override SD_TH			Yes	1: Block SD_TH pin control 0: Allow SD_TH pin control
		5	Reserved			Yes	Set bit to 0
		4	Override IDLE			Yes	IDLE control by registers     IDLE control by signal detect
		3	Override RXDET			Yes	1: Block RXDET pin control 0: Allow RXDET pin control
		2	Override RATE			Yes	1: Block RATE pin control 0: Allow RATE pin control
		1:0	Reserved				Set bits to 0
0x09	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x0A	Signal Detect Monitor	7:0	SD_TH Status	R	0x00		CH7 - CH0 Internal Signal Detector Indicator [7]: CH7 - CHA_3 [6]: CH6 - CHA_2 [5]: CH5 - CHA_1 [4]: CH4 - CHA_0 [3]: CH3 - CHB_3 [2]: CH2 - CHB_2 [1]: CH1 - CHB_1 [0]: CH0 - CHB_0 0 = Signal detected at input (active data) 1 = Signal not detected at input (idle state) NOTE: These bits only function when RATE pin = FLOAT.
0x0B	Reserved	7	Reserved	R/W	0x00		Set bits to 0
		6:0	Reserved	R/W	0x70	Yes	Set bits to 111 0000'b
0x0C	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x0D	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x0E	CH0 - CHB_0	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x0F	CH0 - CHB_0 EQ	7:0	EQ Control	R/W	0x2F	Yes	INB_0 EQ Control - total of 256 levels See Table 8-2



Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x10	CH0 - CHB_0 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTB_0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V
0x11	CH0 - CHB_0 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH0 - CHB_0 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH0 - CHB_0 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	1		Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTB_0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x12	CH0 - CHB_0	7	Reserved	R/W	0x00	Yes	Set bit to 0
	IDLE Threshold	6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x13	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x14	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



Address	Register Name	Bit	Field	Туре	Default	EEPROM	Description
Addiess	_	Dit	1614		Delault	Bit	υσσιτιμιίοπ
0x15	CH1 - CHB_1	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	Output is MUTED (electrical idle)     Output is ON     Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0.
0x16	CH1 - CHB_1 EQ	7:0	EQ Control	R/W	0x2F	Yes	INB_1 EQ Control - total of 256 levels. See Table 8-2
0x17	CH1 - CHB_1 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTB_1 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V
0x18	CH1 - CHB_1 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH1 - CHB_1 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH1 - CHB_1 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	1		Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTB_1 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB

							ap (continued)
Address	Register Name	Bit	Field	Type	Default	EEPROM Bit	Description
0x19	CH1 - CHB_1	7	Reserved	R/W	0x00	Yes	Set bit to 0.
	IDLE Threshold	6:4	Reserved				Set bits to 0.
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x1A	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x1B	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x1C	CH2 - CHB_2	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x1D	CH2 - CHB_2 EQ	7:0	EQ Control	R/W	0x2F	Yes	INB_2 EQ Control - total of 256 levels. See Table 8-2
0x1E	CH2 - CHB_2 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTB_2 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Address	Register Name	Bit	Field		Default	EEPROM	Description
						Bit	
0x1F	CH2 - CHB_2 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH2 - CHB_2 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH2 - CHB_2 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OUTB_2 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x20	CH2 - CHB_2	7	Reserved	R/W	0x00	Yes	Set bit to 0
	IDLE Threshold	6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin.Set bits to 0
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x21	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x22	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x23	CH3 - CHB_3	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control.
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x24	CH3 - CHB_3 EQ	7:0	EQ Control	R/W	0x2F	Yes	INB_3 EQ Control - total of 256 levels. See Table 8-2



Table 8-9. SMBus Reader MODE Register Map (continued)								
Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description	
0x25	CH3 - CHB_3 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection	
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin	
		5:3	Reserved			Yes	Set bits to default value - 101	
		2:0	VOD Control			Yes	OUTB_3 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V	
0x26	CH3 - CHB_3 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH3 - CHB_3 1: RX = detected 0: RX = not detected	
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH3 - CHB_3 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)	
		4:3	Reserved	R/W	1		Set bits to 0	
		2:0	DEM Control	R/W		Yes	OUTB_3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB	
0x27	CH3 - CHB_3	7	Reserved	R/W	0x00	Yes	Set bit to 0	
	IDLE Threshold	6:4	Reserved				Set bits to 0	
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin	
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin	



			J				
Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x28	Signal Detect	7	Reserved	R/W	0x0C		Set bit to 0
	Status Control	6	Reserved			Yes	Set bit to 0
		5:4	High SD_TH Status			Yes	Enable Higher Range of Signal Detect Status Thresholds [5]: CH0 - CH3 [4]: CH4 - CH7
		3:2	Fast Signal Detect Status			Yes	Enable Fast Signal Detect Status [3]: CH0 - CH3 [2]: CH4 - CH7 Note: In Fast Signal Detect, assert/deassert response occurs after approximately 3-4 ns
		1:0	Reduced SD Status Gain			Yes	Enable Reduced Signal Detect Status Gain [1]: CH0 - CH3 [0]: CH4 - CH7
0x29	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x2A	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x2B	CH4 - CHA_0	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x2C	CH4 - CHA_0 EQ	7:0	EQ Control	R/W	0x2F	Yes	INA_0 EQ Control - total of 256 levels See Table 8-2
0x2D	CH4 - CHA_0 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTA_0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V

Address	Register Name	Bit	Field	Type	Default	EEPROM	ap (continued)  Description
	Trogretor Training		1.0.0	.,,,,		Bit	
0x2E	CH4 - CHA_0 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH4 - CHA_0 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH4 - CHA_0 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W			Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTA_0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x2F	CH4 - CHA_0	7	Reserved	R/W	0x00	Yes	Set bit to 0
	IDLE Threshold	6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x30	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x31	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x32	CH5 - CHA_1	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: override RXDET pin
		1:0	Reserved				Set bits to 0
0x33	CH5 - CHA_1 EQ	7:0	EQ Control	R/W	0x2F	Yes	INA_1 EQ Control - total of 256 levels See Table 8-2



Address	Register Name	Bit	Field	Туре		EEPROM Bit	Description
0x34	CH5 - CHA_1 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTA_1 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V
0x35	CH5 - CHA_1 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH5 - CHA_1 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH5 - CHA_1 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	1		Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTA_1 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x36	CH5 - CHA_1 IDLE Threshold	7	Reserved	R/W	0x00	Yes	Set bit to 0
		6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x37	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x38	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



Address	Register Name	Bit	Field	Туре	Default	EEPROM	Description
Address	Register Name	ы	rieiu	туре	Delauit	Bit	Description
0x39	CH6 - CHA_2	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	Output is MUTED (electrical idle)     Output is ON     Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x3A	CH6 - CHA_2 EQ	7:0	EQ Control	R/W	0x2F	Yes	INA_2 EQ Control - total of 256 levels See Table 8-2
0x3B	CH6 - CHA_2 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTA_2 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V
0x3C	CH6 - CHA_2 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH6 - CHA_2 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH6 - CHA_2 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W	]		Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTA_2 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB



Address	Register Name	Bit	Field	Type	Default	EEPROM Bit	Description
0x3D	CH6 - CHA_2	7	Reserved	R/W	0x00	Yes	Set bit to 0
	IDLE Threshold	6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x3E	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x3F	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x40	CH7 - CHA_3	7:6	Reserved	R/W	0x00		Set bits to 0
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: Override IDLE control
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: Override IDLE control
		3:2	RXDET			Yes	00: Input is hi-Z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is hi-Z until detection; once detected input termination is 50 $\Omega$ 11: Input is 50 $\Omega$ Note: Override RXDET pin
		1:0	Reserved				Set bits to 0
0x41	CH7 - CHA_3 EQ	7:0	EQ Control	R/W	0x2F	Yes	INA_3 EQ Control - total of 256 levels See Table 8-2
0x42	CH7 - CHA_3 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	Enable the short circuit protection     Disable the short circuit protection
		6	RATE_SEL			Yes	1: Gen 1/2 0: Gen 3 Note: Override the RATE pin
		5:3	Reserved			Yes	Set bits to default value - 101
		2:0	VOD Control			Yes	OUTA_3 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V

	I			eage			ap (continued)
Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x43	CH7 - CHA_3 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH7 - CHA_3 1: RX = detected 0: RX = not detected
		6:5	RATE_DET STATUS	R			Observation bit for RATE_DET CH7 - CHA_3 00: GEN1 (2.5G) 01: GEN2 (5G) 11: GEN3 (8G)
		4:3	Reserved	R/W			Set bits to 0
		2:0	DEM Control	R/W		Yes	OUTA_3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x44	CH7 - CHA_3	7	Reserved	R/W	0x00	Yes	Set bit to 0
	IDLE Threshold	6:4	Reserved				Set bits to 0
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: Override the SD_TH pin
		1:0	IDLE thd			Yes	Deassert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: Override the SD_TH pin
0x45	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x46	Reserved	7:0	Reserved	R/W	0x38		Set bits to 0x38
0x47	Reserved	7:4	Reserved	R/W	0x00		Set bits to 0
		3:0	Reserved	R/W		Yes	Set bits to 0
0x48	Reserved	7:6	Reserved	R/W	0x05	Yes	Set bits to 0
		5:0	Reserved	R/W			Set bits to 00 0101'b
0x49	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4A	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4B	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4C	Reserved	7:3	Reserved	R/W	0x00	Yes	Set bits to 0
		2:1	Reserved	R/W	_		Set bits to 0
2.45		0	Reserved	R/W		Yes	Set bits to 0
0x4D	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4E	Reserved	7:0	Reserved	R/W	0x00	Set bits to 0	
0x4F	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x50	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x51	Device ID	7:5	VERSION	R	0x44		010'b
050	B	4:0	ID .	D/\*\	000		00100'b
0x52	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x53	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x54	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x55	Reserved	7:0	Reserved	R/W 0x00 Set bits to 0		Set bits to 0	
0x56	Reserved	7:0	Reserved	R/W	0x10		Set bits to 0x10
0x57	Reserved	7:0	Reserved	R/W	0x64		Set bits to 0x64
0x58	Reserved	7:0	Reserved	R/W	0x21		Set bits to 0x21
0x59	Reserved	7:1	Reserved	R/W	0x00		Set bits to 0
		0	Reserved			Yes	Set bit to 0
0x5A	Reserved	7:0	Reserved	R/W 0x54 Yes Set bits to 0x54		Set bits to 0x54	
0x5B	Reserved	7:0	Reserved	R/W	0x54	Yes	Set bits to 0x54
0x5C	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5D	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5E	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5F	Reserved	7:0	Reserved	R/W	0x00 Set bits to 0		Set bits to 0
0x60	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x61	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

In PCIe Gen-3 applications, the specification requires Rx-Tx link training to establish and optimize signal conditioning settings at 8 Gbps. In link training, the Rx partner requests a series of FIR - preshoot and de-emphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal with an equalized link between the root-complex and endpoint. Note that there is no link training in PCIe Gen-1 (2.5 Gbps) or PCIe Gen-2 (5.0 Gbps) applications. The DS80PCI402 is placed in between the Tx and Rx. It would help extend the PCB trace reach distance by boosting the attenuated signals with its equalization, so that the signal can be more easily recovered by the downstream Rx. In Gen 3 mode, DS80PCI402 transmit outputs are designed to pass the Tx Preset signaling onto the Rx for the PCIe Gen 3 link to train and optimize the equalization settings. The suggested setting for the DS80PCI402 are EQ=00, VOD = 1.2 Vp-p and DEM = 0 dB. Additional adjustments to increase the EQ or DEM setting should be performed to optimize the eye opening in the Rx partner. See the tables below for Pin mode and SMBus mode configurations.

Table 9-1. Suggested Device Settings in Pin Mode

CHANNEL	PIN MODE SETTINGS
EQx[1:0]	0, 0 (Level 1)
DEMx[1:0]	Float, R (Level 10)

Table 9-2. Suggested Device Settings in SMBus Reader MODE

REGISTER	WRITE VALUE	COMMENTS
0x06	0x18	Enables SMBus Reader MODE Register Control
0x0F	0x00	Set CHB_0 EQ to 0x00.
0x10	0xAD	Set CHB_0 VOD to 101'b (1.2 Vp-p).
0x11	0x00	Set CHB_0 DEM to 000'b (0 dB).
0x16	0x00	Set CHB_1 EQ to 0x00.
0x17	0xAD	Set CHB_1 VOD to 101'b (1.2 Vp-p).
0x18	0x00	Set CHB_1 DEM to 000'b (0 dB).
0x1D	0x00	Set CHB_2 EQ to 0x00.
0x1E	0xAD	Set CHB_2 VOD to 101'b (1.2 Vp-p).
0x1F	0x00	Set CHB_2 DEM to 000'b (0 dB).
0x24	0x00	Set CHB_3 EQ to 0x00.
0x25	0xAD	Set CHB_3 VOD to 101'b (1.2 Vp-p).
0x26	0x00	Set CHB_3 DEM to 000'b (0 dB).
0x2C	0x00	Set CHA_0 EQ to 0x00.
0x2D	0xAD	Set CHA_0 VOD to 101'b (1.2 Vp-p).
0x2E	0x00	Set CHA_0 DEM to 000'b (0 dB).
0x33	0x00	Set CHA_1 EQ to 0x00.
0x34	0xAD	Set CHA_1 VOD to 101'b (1.2 Vp-p).
0x35	0x00	Set CHA_1 DEM to 000'b (0 dB).
0x3A	0x00	Set CHA_2 EQ to 0x00.
0x3B	0xAD	Set CHA_2 VOD to 101'b (1.2 Vp-p).

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

Table 9-2. Suggested D	Device Settings in SMBus	Reader MODE (continued)

REGISTER	WRITE VALUE	COMMENTS
0x3C	0x00	Set CHA_2 DEM to 000'b (0 dB).
0x41	0x00	Set CHA_3 EQ to 0x00.
0x42	0xAD	Set CHA_3 VOD to 101'b (1.2 Vp-p).
0x43	0x00	Set CHA_3 DEM to 000'b (0 dB).

## 9.2 Typical Application

The DS80PCI402 extends PCB trace and cable reach in PCIe Gen1, 2 and 3 applications by applying equalization to compensate for the insertion loss of the trace or cable. In Gen 3 mode, the device aids specifically in the equalization link training to improve the margin and overall eye inside the Rx. The DS80PCI402 can be used on the motherboard, mid plane (riser card), end-point target cards, and active cable assemblies. The capability of the DS80PCI402 performance is shown in the following two test setup connections.




Figure 9-1. Test Setup Connections Diagram



Figure 9-2. Test Setup Connections Diagram

#### 9.2.1 Design Requirements

As with any high speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.


- Use 100-Ω impedance traces. Length matching on the P and N traces should be done on the single-end segments of the differential pair.
- · Use uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For Gen3, AC-coupling capacitors of 220 nF are recommended, maximum body size is 0402, and add cutout void on GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use Reference plane vias to ensure a low inductance path for the return current.

#### 9.2.2 Detailed Design Procedure

The DS80PCl402 should be placed at an offset location and close to the Rx with respect to the overall channel attenuation. The suggested settings are recommended as a starting point for most applications. Once these settings are configured, additional adjustments of the DS80PCl402 EQ or DE may be required to optimize the repeater performance. The CTLE and DFE coefficient in the Rx can also be adjusted to further improve the eye opening.


Product Folder Links: DS80PCI402

## 9.2.3 Application Curves




A. DS80PCI402 Settings: EQ[1:0] = [R, R] or 0x15, Dem[1:0] = [Float, Float]

Figure 9-3. TL = 20-Inch 4-Mil FR4 Trace




A. DS80PCI402 Settings: EQ[1:0] = [Float, R] or 0x1F, DEM[1:0] = [Float, Float]

Figure 9-4. TL = 35-Inch 4-Mil FR4 Trace



A. DS80PCI402 Settings: EQ[1:0] = [R, R] or 0x15, DEM[1:0] = [Float, Float]

Figure 9-5. TL1 = 20-Inch 4-Mil FR4 Trace, TL2 = 15-Inch 4-Mil FR4 Trace



A. DS80PCI402 Settings: EQ[1:0] = [R, 1] or 0x0F, DEM[1:0] = [Float, Float]

Figure 9-6. TL1 = 30-Inch 4-Mil FR4 Trace, TL2 = 15-Inch 4-Mil FR4 Trace

# 10 Power Supply Recommendations

## 10.1 3.3-V or 2.5-V Supply Mode Operation

The DS80PCl402 has an optional internal voltage regulator to provide the 2.5-V supply to the device. In 3.3-V mode, the VIN pin = 3.3 V is used to supply power to the device and the VDD pins should be left open. The internal regulator will provide the 2.5 V to the VDD pins of the device and a 0.1- $\mu$ F capacitor is needed at each of the five VDD pins for power supply de-coupling (total capacitance should be  $\leq$  0.5  $\mu$ F), and the VDD pins should be left open. The VDD\_SEL pin must be tied to GND to enable the internal regulator. In 2.5-V mode, the VIN pin should be left open and 2.5 V supply must be applied to the VDD pins. The VDD\_SEL pin must be left open (no connect) to disable the internal regulator.

The DS80PCI402 can be configured for 2.5-V operation or 3.3-V operation. The lists below outline required connections for each supply selection.

### 3.3-V Mode of Operation

- 1. Tie VDD SEL = 0 with 1-k $\Omega$  resistor to GND.
- 2. Feed 3.3-V supply into VIN pin. Local 1.0 μF decoupling at VIN is recommended.
- 3. See information on VDD bypass below.
- 4. SDA and SCL pins should connect pullup resistor to VIN
- 5. Any 4-Level input which requires a connection to "Logic 1" should use a 1-kΩ resistor to VIN
  - 2.5-V Mode of Operation
- 6. VDD SEL = Float
- 7. VIN = Float
- 8. Feed 2.5-V supply into VDD pins.
- 9. See information on VDD bypass below.
- 10. SDA and SCL pins connect pullup resistor to VDD for 2.5 V uC SMBus IO
- 11. SDA and SCL pins connect pullup resistor to VDD for 3.3 V uC SMBus IO
- 12. Any 4-Level input which requires a connection to "Logic 1" should use a 1-k $\Omega$  resistor to VIN

Product Folder Links: DS80PCI402




Figure 10-1. 3.3 V or 2.5 V Supply Connection Diagram

## 10.2 Power Supply Bypassing

Two approaches are recommended to ensure that the DS80PCI402 is provided with an adequate power supply bypass. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1-µF bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the device. Small body size capacitors (such as 0402) reduce the parasitic inductance of the capacitor and also help in placement close to the VDD pin. If possible, the layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance.

## 11 Layout

## 11.1 Layout Guidelines

### 11.1.1 PCB Layout Considerations for Differential Pairs

The differential inputs and outputs are designed with  $100-\Omega$  differential terminations. Therefore, they should be connected to interconnects with controlled differential impedance of approximately 85-110  $\Omega$ . It is preferable to route differential lines primarily on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used, the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. To minimize the effects of crosstalk, a 5:1 ratio or greater should be maintained between inter-pair spacing and trace width. See AN-1187 Leadless Leadframe Package (LLP) Application Report (SNOA401) for additional information on QFN (WQFN) packages.

The DS80PCI402 pinout promotes easy high speed routing and layout. To optimize DS80PCI402 performance refer to the following guidelines:

- Place local VIN and VDD capacitors as close as possible to the device supply pins. Often the best location
  is directly under the DS80PCI402 pins to reduce the inductance path to the capacitor. In addition, bypass
  capacitors may share a via with the DAP GND to minimize ground loop inductance.
- 2. Differential pairs going into or out of the DS80PCI402 should have adequate pair-to-pair spacing to minimize crosstalk.
- 3. Use return current via connections to link reference planes locally. This ensures a low inductance return current path when the differential signal changes layers.
- 4. Optimize the via structure to minimize trace impedance mismatch.
- 5. Place GND vias around the DAP perimeter to ensure optimal electrical and thermal performance.
- 6. Use small body size AC coupling capacitors when possible 0402 or smaller size is preferred. The AC coupling capacitors should be placed closer to the Rx on the channel.

Figure 11-1 depicts different transmission line topologies which can be used in various combinations to achieve the optimal system performance. Impedance discontinuities at the differential via can be minimized or eliminated by increasing the swell around each hole and providing for a low inductance return current path. When the via structure is associated with thick backplane PCB, further optimization such as back drilling is often used to reduce the detrimental high-frequency effects of stubs on the signal path.

### 11.2 Layout Example




Figure 11-1. Typical Routing Options



## 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

PCI-Express<sup>™</sup> are trademarks of PCI-SIG.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 25-May-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS80PCI402SQ/NOPB	ACTIVE	WQFN	NJY	54	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	DS80PCI402SQ	Samples
DS80PCI402SQE/NOPB	ACTIVE	WQFN	NJY	54	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	DS80PCI402SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 25-May-2021

www.ti.com 9-Apr-2022

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS80PCI402SQ/NOPB	WQFN	NJY	54	2000	330.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1
DS80PCI402SQE/NOPB	WQFN	NJY	54	250	178.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1

www.ti.com 9-Apr-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS80PCI402SQ/NOPB	WQFN	NJY	54	2000	356.0	356.0	35.0
DS80PCI402SQE/NOPB	WQFN	NJY	54	250	208.0	191.0	35.0

**WQFN** 

WQFN




#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NJY0054A WQFN

WQFN




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



NJY0054A WQFN

WQFN



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated