

UM2781

User manual

Getting started with the EVALSTDRIVE101

Introduction

The EVALSTDRIVE101 is an evaluation board based on the STDRIVE101, a three-phase gate driver, and the STL110N10F7 power MOSFETs.

The EVALSTDRIVE101 is designed to drive three-phase brushless motors BLDC and PMSM (Brush Less DC and Permanent Magnet Synchronous Machines); it can be interfaced with different STM32 microcontrollers through the motor control connector.

The board can be configured in single shunt or three-shunt and can support FOC and six-step algorithms in both configurations.

The Hall sensors connector and the phase sensing network present onboard allow to implement both sensor and sensorless algorithms for motion control.

The EVALSTDRIVE101 allows a full evaluation of the STDRIVE101 and its features, including the embedded comparator for overcurrent protection and the drain-source voltage sensing of each power MOSFET.

Figure 1. EVALSTDRIVE101 evaluation board

1 Acronyms and definitons

The description of the items listed in Table 1, can help to understand the acronyms and the definitions used in this document.

2 Hardware and software requirements

The EVALSTDRIVE101 can be set up to operate with the following hardware and software:

- a microcontroller board compatible with the Motor Control connector
- a custom firmware or a firmware example based on the STM32 Motor Control Software Development Kit (MCSDK), developed on the MCU selected
- A three-phase brushless DC motor with compatible voltage and current ratings
- An external DC power supply

ST

Note: Refer to the specific microcontroller board for its hardware and software requirements.

Two main approaches are available for the MCU controller board:

- an STM32 NUCLEO board coupled with the X-NUCLEO-IHM09M1 adapter
- an STM32 development board embedding the MC control connector

For further information about MCU board availability and firmware examples refer to www.st.com website.

2.1 EVALSTDRIVE101 schematic and BOM

The schematic of the board is represented in the figures from Figure 2 to [Figure 6](#page-5-0); the bill of material (BOM) is listed in [Table 2](#page-5-0).

Figure 2. EVALSTDRIVE101 schematic – Driver and MC connector

Figure 4. EVALSTDRIVE101 - Hall sensors/BEMF networks

Figure 5. EVALSTDRIVE101 – Operational amplifiers

Figure 6. EVALSTDRIVE101 - Additional components

EXERCITE ANNEXE AND ARREST AND AR

HS1

MH1 M3 HOLE

4 3 **Table 2. EVALSTDRIVE101 – Bill of material**

Item Reference Value Part description Package

220 nF, 100 V SMT ceramic

11 C15, C16, C17 220 μF, 100 V TH electrolytic apacitor

CP alternative network for over-current protection default: not mounted

When mounted, R55, R63, R65, R71 must be disconnected

Optional Heatsink

MH3 M3 HOLE

M I ceramic
capacitor Size 1206

MH4 M3 HOLE

MH2 M3 HOLE

MMMM

M3 Holes for screws and mechanical spacers FMB₁ FMT1 FMT2 FMT3 FMB₂ FMB₃

Dia 12.5 mm x 25 mm

Phase U bypass ceramic capacitors - optional

C33 220nF C34 220nF

R73 NM 2W 1%

2.1.1 Bill of material (BOM)

8

10

C12, C13, C14, C33, C34, C35, C36, C37, C38

Phase W bypass ceramic capacitors - optional

C37 220nF

VM VM VM VDD

C38 220nF

SNSU_P SNSU_P $\left\langle\right\rangle$ $\left\langle\right\rangle$

Phase V bypass ceramic capacitors - optional

C35 220nF C36 220nF

R74 NM $\frac{1\%}{2W}$

NTC filter capacitor

Test Point - not mounted

3 Hardware description and configuration

The main components and connectors of the EVALSTDRIVE101 are shown in Figure 7 and listed in [Table 3](#page-9-0).

Figure 7. EVALSTDRIVE101 main components and connectors

Table 3. EVALSTDRIVE101 configuration jumpers

Table 4. Power connectors description

Table 5. EVALSTDRIVE101 test points

3.1 Motor control connector

The motor control connector is used in many different ST evaluation boards embedding a STM32 microcontroller. Therefore, the EVALSTDRIVE101 can be controlled with different MCUs, allowing to choose the most suitable one for the target application. The **MC connector** on the EVALSTDRIVE101 can be wired to the MCU board using a 34 pole 1,27 mm pitch flat cable. The pinout description of the MC connector is reported in Table 6 .

Table 6. MC connector (J4) pinout description

3.2 Getting started

Using the default configuration described above, it is possible to develop a project for a three-phase brushless motor. [Table 7](#page-12-0) summarizes the maximum ratings of the EVAL STDRIVE101. To run the motor follows the points below:

- Connect a power supply (voltage between 6 V and 75 V) to CON1 taking care to connect the positive pole to VM pin and the negative one to GND pin (see [Figure 1\)](#page-0-0)
- Connect the three-phase brushless motor to CON2 taking care of the motor phase sequence
- Select the supply of the Hall sensors using J8 and connect the Hall sensors and their supply to J9 (disregard this point if the application does not require Hall sensors)
- Connect the motor control connector J4 to a compatible control board (e.g. the X-NUCLEO-IHM09M1 adapter together with a NUCLEO-F303RE)
- Download the target firmware in the MCU

• Power up the voltage supply connected to CON1 and then supply the control board.

Note: The 3.3 V digital voltage present on the EVALSTDRIVE101 is provided by the control board and usually corresponds to the supply of the MCU.

Table 7. EVALSTDRIVE101 Operative conditions

1. Actual maximum current could be limited by power dissipation

Note: For a preliminary evaluation of the STDRIVE101, it is possible to connect a generic MCU board to a reduced subset of the J4 – MC connector pins:

- The six input digital lines of the device (pins 3, 5, 7, 9, 11, 13)
- The three feedback signal of the phase currents (pins 15, 17, 19)
- Provide the 3.3 V supply on pin 28

In addition to these pins, pin 1 for FAULT monitoring and pin 14 for V_M monitoring can be used.

3.3 Mounting the heatsink

The EVALSTDRIVE101 comes with a custom heatsink and a 75 x 75 mm thermal interposer, which enables the coupling between the copper on the bottom layer and the heatsink.

To increase the power dissipation of the EVALSTDRIVE101, the provided heatsink can be screwed on the bottom of the board. The heatsink covers the entire area of the power stage and the dissipation area of the STDRIVE101. The power solder bridges JP5 and JP6 are covered by the heatsink, so they must be soldered (if needed) before mounting the heatsink. Since the soldering can introduce an additional thickness, the heatsink is engraved with two carvings in correspondence of each solder contact. For a correct mounting of the heatsink, follow the steps below:

- Solder the JP5 and JP6 in case of single shunt configuration (see Section 4.1.1)
- Remove the protective film from both sides of the thermal interposer
- Stack up the board, the thermal interposed and the heatsink, taking care to align the threaded holes of the heatsink with the holes on the EVALSTDRIVE101. Concurrently, align the two carvings on the surface of the heatsink to JP5 and JP6 solder contacts
- Tighten the four screws in order to fix the heatsink to the EVALSTDRIVE101
- Mount the spacers at the four corners of the EVALSTDRIVE101

At the end of the process, ensure that:

- there are no gaps between the heatsink and the bottom layer of the board
- the PCB edge does not result in bending, due to excessive screws tightening

The EVALSTDRIVE101 is an evaluation board based on the STDRIVE101, a three-phase gate driver. The power stage is based on the N-channel STL110N10F7 power MOSFETs in a 5x6 powerFLAT package. The digital control signals and the feedback signals are routed on the motor control connector, compatible with several STM32 microcontrollers boards.

The board can be configured in single shunt and three-shunt and it can support FOC and six-step algorithms in both configurations. The Operational amplifiers present on the EVALSTDRIVE101 allow a differential reading of the shunt resistors; the amplification and conditioning of the signals allow very precise measurement of the current flowing in the motor phases.

The Hall sensors connector and the phase sensing network present onboard enable the motor position feedback, allowing to implement both sensor and sensorless algorithms for motion control.

The EVALSTDRIVE101 is suitable for a full evaluation of the STDRIVE101 and its features, including the embedded comparator for overcurrent protection and the VDS monitoring protection.

4.1 Current sensing

4.1.1 Shunt resistor configuration

The EVALSTDRIVE101 can be used in both three-shunt or single shunt configurations. By default, the board is configured in three-shunt configuration. Every phase has up to three footprints for 2512 SMD shunt resistors. Just two 10 mΩ resistors are mounted enabling an equivalent 5 mΩ for each phase; the unmounted resistor enables more flexibility in case of shunt value modification. The advantages to having more resistors in parallel is the power dissipation improvement and a higher flexibility in case of shunt's value modification.

It is possible to select which signal for current sensing can be fed on the MC connector (J4) and thus to the MCU: the raw signal of the sense resistor or the latter amplified and filtred. The selection can be done using:

- J5 for the current sensing of the phase U
- J6 for the current sensing of the phase V
- J7 for the current sensing of the phase W

Closing with a jumper pin 1 and pin 2 of the connector (default configuration) sends the amplified signal to the MC connector; closing pin 2 and pin 3 sends the raw signal of the sense resistor to the MCU board. Using the default configuration (amplification on board) improves the performance because of noise and common mode rejection.

Table 8. Default configuration of each set of shunt resistors

It is possible to change the EVALSTDRIVE101 configuration from three-shunt to single shunt by closing the JP5 and JP6 solder contacts on the bottom layer of the board. The three sources of the LS power MOSFETs are tied together, thus enabling the single shunt configuration. Since the entire load current flows through JP5 and JP6, the soldering must cover the whole length to minimize the contact impedance.

Note: The JP5 and JP6 soldering must be done before mounting the heatsink; see section [Section 3.3](#page-12-0) for further details.

When JP5 and JP6 are closed, all the shunt resistors present on the board result in parallel, decreasing the total resistive value. To keep the default shunt value at 5 mΩ, the shunt resistors related to phase U and W must be removed. To have more symmetry in the layout of the current paths, it is suggested to use the phase V shunt resistors as a sensing element for the current of the power stage. Concurrently, use the U3 amplification circuitry (related to phase V), to sense and acquire the current. Moreover, the U3 opamp allows to double the gain if needed (further information can be found in the Section 4.1.2).

4.1.2 Operational amplifier network

The EVALSTDRIVE101 embeds three operational amplifiers to amplify the signals coming from the shunt resistors. The generic schematic is shown in Figure 9: it is also valid for opamp U3 (phase V amplifying network), since JP7 and JP8 are closed by default.

Figure 9. Opamp network schematic

The differential topology allows to reject the common mode on the shunt resistor thus improving the readout precision. The resistor net on the non-inverting input allows to shift the signal to read both positive and negative currents. When the current in the corresponding shunt resistor is zero, the output of the operational amplifier is nominally $V_{DD}/2$ (about 1.65 V). Therefore, both positive and negative currents can be sensed in this topology, as required by the FOC algorithm.

The current I_{ph} flowing in the sense resistor generates a voltage $V_s = R_s$. I_{ph} that is amplified by the opamp network. The DC gain is equal to:

Equation 1

$$
G = \frac{R_b}{R_a} = \frac{10 \ k\Omega}{1.54 \ k\Omega} \approx 6.5
$$

The maximum measurable current is determined by the dynamic of the opamp's output:

Equation 2

$$
I_{meas} \cdot R_S \cdot G < \frac{V_{DD}}{2} \Rightarrow I_{max} = \frac{V_{DD}}{2R_S \cdot G} \approx 50 \, \text{A}
$$

The capacitors C_b introduce a filter to reduce the noise with a cut-off frequency equal to:

Equation 3

$$
f_T = \frac{1}{2\pi \cdot R_b \cdot C_b} = \frac{1}{2\pi \cdot 10 \ k\Omega \cdot 22 \ pF} \approx 720 \ kHz
$$

 (1)

(2)

(3)

The capacitor on the non-inverting input must have the same value of the feedback capacitor to match the impedance of the non-inverting gain and the inverting gain.

Due to very small shunt values, the signals must be taken as close as possible to the shunt's terminals. Table 9 lists the correspondence between the generic schematic in [Figure 9](#page-15-0) and the EVALSTDRIVE101 components' references.

Table 9. EVALSTDRIVE101 components in the opamp network

Values of the components can be changed in order to change gain and bandwidth of the amplification stage, but the relations between components must be kept the same. For example, all the resistors indicated as R_a must always have the same value as well as $2R_b$ resistors having to be always twice than the R_b resistors.

Note: Changing the gain of the opamps impacts on the overcurrent protection threshold. Refer to [Section 5.1](#page-19-0) for more information.

In case of single shunt configuration, where just positive current sensing is required (e.g. six-step driving), it is possible to double the gain removing the solder contacts JP7 and JP8. Opening JP7 increases the total value of the feedback resistor, that is given by the sum of R59 and R60; opening JP8 disconnects the R61 resistor, removing the biasing at V_{DD} and matching the impedance of the non-inverting and the inverting inputs of the opamp. In this condition the bandwidth is halved. In case of zero current in the shunt resistor the output of the opamp is equal to 0 V: negative signals cannot be measured. This modification can be done only on the opamp U3 connected to the phase V. For this reason, it is recommended to use this opamp in case of single shunt measurement: the shunt resistor mounted in single shunt configuration should be mounted on R25, R26 and R74 footprints.

4.2 Motor position feedback

The position feedback signals are sent to the MCU via the MC connector J4: pin 31, pin 33 and pin 34 are related respectively to phase U, phase V and phase W. It is possible to select which are the signals to be used for the position feedback, whether the BEMF signals or the digital Hall/encoder sensors signals. The selection is done through J10, J11 and J12. Setting the jumpers between pin 2 and 1 (towards the labels "eU", "eW" and "eW"), the BEMF are used as position feedback signals. Setting the jumpers between pin 2 and pin 3 (towards the labels "h1", "h2" and "h3") the Hall sensors signals are used instead.

Table 10. Jumper configuration for position feedback selection

4.2.1 Hall/encoder sensor connector

The sensors can be connected to the EVALSTDRIVE101 through the J9 connector as reported in Table 11.

Table 11. Hall/encoder connector (J9)

For sensors requiring an external pull-up, three 10 kΩ resistors are already mounted on the output lines and connected to the V_{DD} voltage. Each line is filtered by an RC low-pass filter given by R37, R38, R39 and C19, C20 and C21. On the same lines, footprints for pull-down resistors are also available (R40, R41 and R42). The jumper J8 selects the power supply for the sensor supply voltage:

- Jumper between the pin 1 and pin 2: sensors powered by (VDD = 3.3 V)
- Jumper between the pin 2 and pin 3: sensors powered by 5 V

Both supplies are provided externally and brought on board by the MC connector J4.

4.2.2 BEMF sensing network

The three voltages of the motor's phases are sensed through a passive network to acquire the BEMF when one phase is in a high impedance state (six-step algorithm). The purpose of the acquisition is to detect the BEMF zero-crossing in order to know the rotor position.

Since the motor's phases can reach a voltage up to 75 V, an attenuation network is implemented; setting the digital line "GPIO_BEMF" to 0 V, the resistor divider is enabled (attenuation factor about 0.07). This digital line can be synchronized with the PWM driving the motor phases or it can be statically set to 0 V according to the algorithm used. Clamping diodes are present to protect the MCU from overshoots above V_{DD} (D7, D10, D13) and undershoots below GND (D9, D12, D15).

4.3 Temperature sensor

The NTC resistor is placed close to the half-bridge of the phase V, in the center of the board. This is supposed to be the hottest point when the board is operating at high currents. A voltage proportional to the temperature is generated on the T_OUT net in the middle of the resistors' divider given by the NTC (R29) and R30. The signal is filtered by C39 and sent to pin 26 of MC connector J4. The NTC resistance decreases when the temperature increases with a non-linear relation (Figure 10). R30 is sized in order to get a linear behavior in the temperature range between 50°C and 120°C, as shown in Figure 11. The relation to find the temperature starting from the voltage readout is:

Equation 4

 $T[^{\circ}C] = 45.7 \cdot V_{TP19}[V] + 23.6$

(4)

4.4 Bus voltage monitoring

The bus voltage V_M cannot be directly acquired by the MCU since it ranges from 6 V to 75 V. Therefore, it is scaled down by R9 and R10, with an attenuation factor of 0.035. The signal is then filtered by C10 and sent to pin 14 of MC connector J4.

5 STDRIVE101 features description

5.1 Overcurrent comparator

The STDRIVE101 integrates a comparator, which disables the power stage whenever the voltage on its input (CP pin) exceeds the internal threshold V_{REF} , about 0.5 V. The values of the currents in each phase are acquired and combined through a network of components: the resulting signal is connected to CP. The values of the components are chosen to obtain the desired current limit.

Note: The overcurrent protection can be disabled shorting the CP pin to GND, closing with a jumper the connector J13.

In the default configuration the phase currents are monitored by the opamps; R55, R63 and R71 connect each opamp output to a common node and R65 acts as a voltage divider to adapt the signal to the input range of the CP pin of the STDRIVE101. Referring to Figure 12, which provides a simplified diagram of the overcurrent network, R55, R63 and R71 must have the same value represented as R_p; R65 and C29 are represented respectively as R_d and C_d .

The value of the resistors R_p and R_d can be calculated according to the following formula, for a target value of overcurrent threshold (I_{OC}) :

Equation 5

$$
\frac{R_d}{R_p + 3R_d} = \frac{V_{REF}}{I_{OC} + R_S \cdot G + \frac{3}{2}V_{DD}}
$$

It must be considered that the gain G of the opamp, the sense resistor R_S and the overcurrent value I_{OC} must be chosen to avoid the opamp saturation:

Equation 6

$$
I_{OC} \cdot R_S \cdot G < \frac{V_{DD}}{2}
$$

The low-pass filtering introduced by C_d gives the following cut-off frequency:

Equation 7

$$
f_{T,OC} = \frac{1}{2\pi c_d \cdot \frac{R_p \cdot R_d}{R_p + 3R_d}}
$$

(5)

(6)

(7)

The default values of the EVALSTDRIVE101 are $R_p = 10 \text{ k}\Omega$, $R_d = 1.1 \text{ k}\Omega$ and Cd = 3.3 nF leading to an overcurrent value I_{OC} = 33.7 A and a cut-off frequency $f_{T,OC}$ = 58 kHz. The delay introduced by the low-pass filtering increases the response time and thus the actual dynamic overcurrent threshold, with respect to the static value I_{OC} used for the calculation of Equation [5](#page-19-0).

In case of single shunt configuration (see Section 4.1.1), Equation [5](#page-19-0) and Equation [7](#page-19-0) are no longer valid. A single opamp can be used to read the shunt resistor voltage, so R55 and R71 should be disconnected. The value of R63, R65 and C29 have to be modified in order to get the desired values of overcurrent threshold and bandwidth of the filter.

Equation 8

$$
\frac{R65}{R63 + R65} = \frac{V_{REF}}{I_{OC} \cdot R_S \cdot G + \frac{V_{DD}}{2}} \Bigg|_{R55, R71 \, removed}
$$

Equation 9

$$
f_{T,OC} = \frac{1}{2\pi C_d \cdot (R63 \parallel R65)} \bigg|_{R55, R71 \, removed}
$$

(9)

(8)

According to Equation 8 and Equation 9, the same values of overcurrent threshold and cut-off frequency of the previous case (three-shunt), i.e. IOC = 33.7 A, and *fT,OC* = 58 kHz, are obtained using R65 = 2.2 kΩ , C29 = 1.5 nF, R63 unchanged (10 kΩ) and removing R55 and R71.

5.1.1 OC comparator alternative network

An alternative readout network can be used to read the signal: it is composed by R76, R77, R78 and R79. This net uses the raw signal coming from the sense resistors, so the OC threshold does not depend on the gain G of the opamp.

Note: When using this alternative network, the resistors R55, R63, R71, and R65 must be disconnected, while C29 or C30 footprint can be used to add some filtering against noise.

In the three-shunt topology R76, R77, and R78 must have the same value. In the single shunt topology only R77 must be mounted, while R76 and R78 must be disconnected. The R79 allows to adjust the overcurrent threshold, since the internal V_{RFF} has a fixed value.

5.2 VDS monitoring protection

The STDRIVE101 embeds a circuitry which measures the voltage between the drain and the source of each MOSFET (V_{DS}) and compares it with a specified threshold. When the MOSFET is turned on and its V_{DS} is greater than the threshold, the anomalous condition is detected and the protection is triggered after a deglitch time. The threshold is set on the SCREF pin of the STDRIVE101, through the resistors divider given by R2 and R4: it is approximately 1.03 V.

Note: The drop on the LS MOSFETs is measured between their drain and GND, so the drop on the respective shunt resistor contributes to the measure. For further information refer to STDRIVE101 datasheet.

The VDS monitoring protection can be disabled closing with a jumper the pins of J1: the 3.3 V (VDD) is provided on SCREF pin of the STDRIVE101.

5.3 Embedded 12 V linear regulator

The STDRIVE101 embeds a linear regulator which supplies the gate drivers. The voltage generated by the linear regulator is available on the REG12 pin and the test point TP7 and it can be also used to supply small external loads.

In case the supply V_M of the power MOSFETs is less than 12 V, the output of the linear regulator can be shorted to V_M by closing with a jumper the connector J3.

Warning:

When J3 is closed, the voltage supply VM provided on the CON1 must be less than 15 V, otherwise the STDRIVE101 undergoes permanent damage.

5.4 Working Mode selection

ST

The STDRIVE101 has two input strategies (Table 12) which can be selected with a jumper connected on J2. For further information, refer to the STDRIVE101 datasheet.

Using the ENx/INx input mode, the deadtime is set by R6; the default 51 k Ω resistor gives a deadtime approximately around 570 ns.

5.5 Fault monitoring

A red LED (LED1) is present and it is activated by the nFAULT pin. When a protection of the STDRIVE101 is triggered (overcurrent, VDS monitoring, UVLO or overtemperature), the internal open drain MOSFET of the nFAULT pin is turned on, turning on the LED as well. The pin status can be read also on the TP8 test point, pulled up by the R8 resistor.

Revision history

Table 13. Document revision history

Contents

List of tables

List of figures

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

S77