



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



## F<sup>2</sup>MC-16LX CY90950 Series 16-bit Microcontrollers

The CY90950-series with 2 FULL-CAN interfaces and Flash ROM is especially designed for automotive and other industrial applications. Its main feature are the on-board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal FULL-CAN approach. With the new 0.18  $\mu\text{m}$  CMOS technology, Cypress now offers on-chip Flash ROM program memory 256 Kbytes.

The power to the MCU core (1.8 V) is supplied by a built-in regulator circuit, giving these microcontrollers superior performance in terms of power consumption and tolerance to EMI.

### Features

#### CPU

- Instruction system best suited to controller
  - Wide choice of data types (bit, byte, word, and long word)
  - Wide choice of addressing modes (23 types)
  - Enhanced functionality with signed multiply and divide instructions and the RETI instruction
  - Enhanced high-precision computing with 32-bit accumulator
- Instruction system compatible with high-level language (C language) and multitask
  - Employing system stack pointer
  - Various enhanced pointer indirect instructions
  - Barrel shift instructions
- Increased processing speed
  - 4-byte instruction queue

#### Serial interface

- UART (LIN/SCI): 7 channels
  - Equipped with full-duplex double buffer
  - Clock-asynchronous or clock-synchronous serial transmission is available
- I<sup>2</sup>C interface: 2 channels
  - Up to 400 kbps transfer rate

#### Interrupt controller

- Powerful 8-level, 34-condition interrupt feature
- Up to 16 external interrupts are supported
- Automatic data transfer function independent of CPU
  - Expanded intelligent I/O service function (EI<sup>2</sup>OS): up to 16 channels
  - DMA function: up to 16 channels

#### I/O ports

- General-purpose input/output port (CMOS output) : 82 ports

#### 8/10-bit A/D converter: 24 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.

- Conversion time: 3  $\mu\text{s}$  (at 32-MHz machine clock, including sampling time)

#### 8-bit D/A converter: 2 channels

#### Program patch function

Detects address matches against 6 address pointers

#### Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit $\times$ 16 channels, or 16-bit $\times$ 8 channels
- 16-bit reload timer: 4 channels
- 16-bit input/output timer
  - 16-bit free-run timer: 2 channels (FRT0: ICU 0/1/2/3, OCU 0/1/2/3, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
  - 16-bit input capture: (ICU): 8 channels
  - 16-bit output compare: (OCU): 8 channels

#### FULL-CAN controller

- 2 channels
- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 16 built-in message buffers
- CAN wake-up function

#### Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Timebase timer mode (a mode where only the oscillation clock, sub clock, timebase timer and watch timer operate)
- Watch mode (a mode that operates sub clock and clock timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

#### Technology

0.18  $\mu\text{m}$  CMOS technology

## Contents

<b>Product Lineup</b> .....	<b>3</b>	Recommended Operating Conditions .....	46
<b>Pin Assignments</b> .....	<b>5</b>	DC Characteristics .....	47
<b>Pin Description</b> .....	<b>7</b>	AC Characteristics.....	49
<b>I/O Circuit Types</b> .....	<b>14</b>	A/D Converter.....	69
<b>Handling Devices</b> .....	<b>19</b>	Definition of A/D Converter Terms .....	70
<b>Block Diagrams</b> .....	<b>22</b>	Notes on A/D Converter Section .....	72
<b>Memory Map</b> .....	<b>24</b>	Flash Memory Program/Erase Characteristics .....	74
<b>I/O Map</b> .....	<b>25</b>	D/A Converter .....	74
<b>CAN Controllers</b> .....	<b>35</b>	<b>Ordering Information</b> .....	<b>75</b>
<b>Interrupt Factors, Interrupt Vectors, Interrupt Control Register</b> .....	<b>42</b>	<b>Package Dimensions</b> .....	<b>76</b>
<b>Electrical Characteristics</b> .....	<b>44</b>	<b>Major Changes</b> .....	<b>78</b>
Absolute Maximum Ratings.....	44	<b>Document History</b> .....	<b>79</b>
		<b>Sales, Solutions, and Legal Information</b> .....	<b>80</b>

## 1. Product Lineup

Part Number	CY90V950AJAS	CY90V950AMAS	CY90F952JDS	CY90F952MDS
Parameter				
Type	Evaluation products		Flash memory products	
CPU	F <sup>2</sup> MC-16LX CPU			
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, ×8, 1/2 when PLL stops) Minimum instruction execution time : 31.25 ns (4 MHz osc. PLL×8)			
ROM	External		Main 256 Kbytes Satellite 32 Kbytes	
RAM	30 Kbytes		16 Kbytes	
Emulator-specific power supply* <sup>1</sup>	Yes		—	
FPGA data* <sup>2</sup>	Rev 050617		—	
Adaptor board* <sup>2</sup>	CY2147-20 Rev.04C or later		—	
Clock supervisor	Yes	No	Yes	No
Clock calibration unit	Yes	No	Yes	No
Low-voltage/CPU operation detection reset	No (CPU operation detection reset only)	No	Yes	No
Technology	0.35 μm CMOS with built-in power supply regulator		0.18 μm CMOS with built-in power supply regulator + Flash memory with Charge pump for programming voltage	
Operating voltage range	5 V ± 10%		3.0 V to 5.5 V : When normal operating 4.0 V to 5.5 V : When Flash programming 4.5 V to 5.5 V : When using the external bus	
Operating ambient temperature	—		−40°C to +105°C	
Package	PGA-299		QFP-100, LQFP-100	
UART	7 channels Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device			
I <sup>2</sup> C (400 kbps)	2 channels			
A/D Converter	24 input channels 10-bit or 8-bit resolution Conversion time : Min 3 μs include sample time (per one channel)			
16-bit Reload Timer (4 channels)	Operation clock frequency : $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = Machine clock frequency) Supports External Event Count function			
16-bit I/O Timer (2 channels)	Generates an interrupt signal on overflow Supports Timer Clear when the output compare finds a match Operation clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ , $f_{sys}/2^5$ , $f_{sys}/2^6$ , $f_{sys}/2^7$ ( $f_{sys}$ = Machine clock freq.) I/O Timer 0 (clock input FRCK0) corresponds to ICU0/1/2/3, OCU 0/1/2/3 I/O Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU 4/5/6/7			
16-bit Output Compare (8 channels)	Generates an interrupt signal when one of the 16-bit I/O timer matches the output compare register A pair of compare registers can be used to generate an output signal.			
16-bit Input Capture (8 channels)	Holds free-run timer on rising edge, falling edge or rising & falling edge Signals an interrupt upon external event			


Part Number	CY90V950AJAS	CY90V950AMAS	CY90F952JDS	CY90F952MDS
Parameter				
8/16-bit Programmable Pulse Generator	8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ ( $f_{sys}$ = Machine clock frequency, $f_{osc}$ = Oscillation clock frequency)			
CAN Interface	3 channels		2 channels	
	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps			
External Interrupt (16 channels)	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, expanded intelligent I/O services (EI <sup>2</sup> OS) and DMA			
D/A converter	2 channels			
Sub clock	Yes	No	Yes	No
I/O Ports	Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus)			
Flash Memory	-		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash	


\*1 : It is setting of Jumper switch (TOOL VCC) when Emulator (CY2147-01) is used.  
Please refer to the Emulator hardware manual for details.

\*2 : Customers considering the use of other FPGA data and the adaptor boards should consult with sales representatives.

## 2. Pin Assignments

### ■ CY90F952JDS, CY90F952MDS





### 3. Pin Description

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
90	92	X1	A	Oscillation output pin
91	93	X0		Oscillation input pin
52	54	$\overline{\text{RST}}$	E	Reset input pin
75 to 82	77 to 84	P00 to P07	G	General purpose I/O ports The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD00 to AD07		I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.
		INT8 to INT15		External interrupt request input pins for INT8 to INT15.
83	85	P10	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD08		I/O pin of the external address/data bus (AD08). This function is enabled when the external bus is enabled.
		TIN1		Event input pin for the reload timer 1
84	86	P11	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD09		I/O pin of the external address/data bus (AD09). This function is enabled when the external bus is enabled.
		TOT1		Output pin for the reload timer 1
85	87	P12	N	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD10		I/O pin of the external address/data bus (AD10). This function is enabled when the external bus is enabled.
		SIN3		Serial data input pin for UART3
		INT11R		External interrupt request input pin for INT11R
86	88	P13	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD11		I/O pin of the external address/data bus (AD11). This function is enabled when the external bus is enabled.
		SOT3		Serial data output pin for UART3
87	89	P14	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD12		I/O pin of the external address/data bus (AD12). This function is enabled when the external bus is enabled.
		SCK3		Clock I/O pin for UART3



Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
92	94	P15	N	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD13		I/O pin of the external address/data bus (AD13). This function is enabled when the external bus is enabled.
		SIN4		Serial data input pin for UART4
93	95	P16	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD14		I/O pin of the external address/data bus (AD14). This function is enabled when the external bus is enabled.
		SOT4		Serial data output pin for UART4
94	96	P17	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		AD15		I/O pin of the external address/data bus (AD15). This function is enabled when the external bus is enabled.
		SCK4		Clock I/O pin for UART4
95 to 98	97 to 100	P20 to P23	G	General purpose I/O ports The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A16 to A19		A16 to A19 for output pins of the external address/data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A16 to A19).
		PPG9, PPGb, PPGD, PPGF		Output pins for PPGs
99, 100, 1, 2	1 to 4	P24 to P27	G	General purpose I/O ports The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
		A20 to A23		A20 to A23 for output pins of the external address/data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins (A20 to A23).
		IN0 to IN3		Data sample input pins for input capture ICU0 to ICU3.
3	5	P30	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		ALE		Address latch enable output pin. This function is enabled when the external bus is enabled.
		IN4		Data sample input pin for input capture ICU4.

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
4	6	P31	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
		$\overline{RD}$		External read strobe output pin for data bus. This function is enabled when the external bus is enabled.
		IN5		Data sample input pin for input capture ICU5.
5	7	P32	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the $\overline{WR}/\overline{WRL}$ pin output is disabled.
		$\overline{WRL}/\overline{WR}$		Write strobe output pin for the external data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WRL}$ pin output are enabled. $\overline{WRL}$ is used to write-strobe 8 lower bits of the data bus in 16-bit access while $\overline{WR}$ is used to write-strobe 8 bits of the data bus in 8-bit access.
		INT10R		External interrupt request input pin for INT10R.
6	8	P33	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the $\overline{WRH}$ pin output is disabled.
		$\overline{WRH}$		Write strobe output pin for the upper 8 bits of the external data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{WRH}$ output pin is enabled.
7	9	P34	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT4		Waveform output pin for output compare OCU4.
8	10	P35	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the hold function is disabled.
		$\overline{HAK}$		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
		OUT5		Waveform output pin for output compare OCU5.
9	11	P36	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the external ready function is disabled.
		RDY		Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
		OUT6		Waveform output pin for output compare OCU6.

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
10	12	P37	G	General purpose I/O port The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or when the clock output is disabled.
		CLK		Clock output pin. This function is enabled when both the external bus and clock output are enabled.
		OUT7		Waveform output pin for output compare OCU7.
11, 12	13, 14	P40, P41	F	General purpose I/O ports
16	18	P42	F	General purpose I/O port
		IN6		Data sample input pin for input capture ICU6.
		RX1		RX input pin for CAN1 Interface
		INT9R		External interrupt request input pin for INT9R.
17	19	P43	F	General purpose I/O port
		IN7		Data sample input pin for input capture ICU7.
		TX1		TX Output pin for CAN1
18	20	P44	H	General purpose I/O port
		SDA0		Serial data I/O pin for I <sup>2</sup> C 0
		FRCK0		Input pin for the 16-bit I/O Timer 0
19	21	P45	H	General purpose I/O port
		SCL0		Serial clock I/O pin for I <sup>2</sup> C 0
		FRCK1		Input pin for the 16-bit I/O Timer1
20	22	P46	H	General purpose I/O port
		SDA1		Serial data I/O pin for I <sup>2</sup> C 1
21	23	P47	H	General purpose I/O port
		SCL1		Serial clock I/O pin for I <sup>2</sup> C 1
22	24	P50	O	General purpose I/O port
		AN8		Analog input pin for the A/D converter
		SIN2		Serial data input pin for UART2
23	25	P51	I	General purpose I/O port
		AN9		Analog input pin for the A/D converter
		SOT2		Serial data output pin for UART2
24	26	P52	I	General purpose I/O port
		AN10		Analog input pin for the A/D converter
		SCK2		Clock I/O pin for UART2
25	27	P53	I	General purpose I/O port
		AN11		Analog input pin for the A/D converter
		TIN3		Event input pin for the reload timer 3
26	28	P54	I	General purpose I/O port
		AN12		Analog input pin for the A/D converter
		TOT3		Output pin for the reload timer 3

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
27	29	P55	I	General purpose I/O port
		AN13		Analog input pin for the A/D converter
28, 29	30, 31	P56, P57	J	General purpose I/O ports
		AN14, AN15		Analog input pins for the A/D converter
		DA0, DA1		Analog output pins for the D/A converter
34 to 41	36 to 43	P60 to P67	I	General purpose I/O ports
		AN0 to AN7		Analog input pins for the A/D converter
		PPG0, PPG2, PPG4, PPG6, PPG8, PPGA, PPGC, PPGE		Output pins for PPGs
43 to 48, 53, 54	45 to 50, 55, 56	P70 to P77	I	General purpose I/O ports
		AN16 to AN23		Analog input pins for the A/D converter
		INT0 to INT7		External interrupt request input pins for INT0 to INT7
55	57	P80	F	General purpose I/O port
		TIN0		Event input pin for the reload timer 0
		ADTG		Trigger input pin for the A/D converter
		INT12R		External interrupt request input pin for INT12R
56	58	P81	F	General purpose I/O port
		TOT0		Output pin for the reload timer 0
		CKOT		Output pin for the clock monitor
		INT13R		External interrupt request input pin for INT13R
57	59	P82	M	General purpose I/O port
		SIN0		Serial data input pin for UART0
		TIN2		Event input pin for the reload timer 2
		INT14R		External interrupt request input pin for INT14R
58	60	P83	F	General purpose I/O port
		SOT0		Serial data output pin for UART 0
		TOT2		Output pin for the reload timer 2
59	61	P84	F	General purpose I/O port
		SCK0		Clock I/O pin for UART0
		INT15R		External interrupt request input pin for INT15R
60	62	P85	M	General purpose I/O port
		SIN1		Serial data input pin for UART1
61	63	P86	F	General purpose I/O port
		SOT1		Serial data output pin for UART1

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
62	64	P87	F	General purpose I/O port
		SCK1		Clock I/O pin for UART1
65	67	P90	M	General purpose I/O port
		PPG1		Output pin for PPGs
		SIN5		Serial data input pin for UART5
66	68	P91	F	General purpose I/O port
		PPG3		Output pin for PPGs
		SOT5		Serial data output pin for UART5
67	69	P92	F	General purpose I/O port
		PPG5		Output pin for PPGs
		SCK5		Clock I/O pin for UART5
68	70	P93	F	General purpose I/O port
		PPG7		Output pin for PPGs
69	71	P94	M	General purpose I/O port
		OUT0		Waveform output pin for output compare for OCU0. This function is enabled when the waveform output is enabled.
		SIN6		Serial data input pin for UART6
70	72	P95	F	General purpose I/O port
		OUT1		Waveform output pin for output compare for OCU1. This function is enabled when the waveform output is enabled.
		SOT6		Serial data output pin for UART6
71	73	P96	F	General purpose I/O port
		OUT2		Waveform output pin for output compare for OCU2. This function is enabled when the waveform output is enabled.
		SCK6		Clock I/O pin for UART6
72	74	P97	F	General purpose I/O port
		OUT3		Waveform output pin for output compare for OCU3. This function is enabled when the waveform output is enabled.
73	75	PA0	F	General purpose I/O port
		RX0		RX input pin for CAN0 Interface. Outputs generated by other functions must be stopped when using the CAN functions.
		INT8R		External interrupt request input pin for INT8R
74	76	PA1	F	General purpose I/O port
		TX0		TX Output pin for CAN0
30	32	AV <sub>CC</sub>	K	V <sub>CC</sub> power input pin for the Analog circuit
31	33	AVRH	L	Reference voltage input pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> .
32	34	AVRL	K	Lower reference voltage input pin for the A/D Converter
33	35	AV <sub>SS</sub>	K	V <sub>SS</sub> power input pin for the Analog circuit
50, 51	52, 53	MD1, MD0	C	Input pins for specifying the operating mode

Pin No.		Pin Name	I/O Circuit Type*3	Function
LQFP100*1	QFP100*2			
49	51	MD2	D	Input pin for specifying the operating mode
13, 63, 88	15, 65, 90	V <sub>CC</sub>	—	Power (3.5 V to 5.5 V) input pins
14, 42, 64, 89	16, 44, 66, 91	V <sub>SS</sub>	—	Power (0 V) input pins
15	17	C	K	This is the power supply stabilization capacitor. This pin should be connected to a ceramic capacitor with a capacitance greater than or equal to 0.1 $\mu$ F.




\*1 : LQ100

\*2 : PQH100

\*3 : For I/O circuit type, refer to “[I/O Circuit Types](#)”.




4. I/O Circuit Types

Type	Circuit	Remarks
A		<p>Oscillation circuit            High-speed oscillation feedback            resistor = approx. 1 MΩ            (Flash memory product)</p>
		<p>Oscillation circuit            High-speed oscillation feedback            resistor = approx. 1 MΩ            (Evaluation product)</p>
B		<p>Oscillation circuit            Low-speed oscillation feedback            resistor = approx. 10 MΩ</p>
C		<p>Evaluation products:            CMOS hysteresis input            Flash memory products:            CMOS input pin</p>
D		<p>Evaluation products:            • CMOS hysteresis input            • Pull-down resistor value: approx. 50 kΩ            Flash memory products:            • CMOS input            • No pull-down</p>

Type	Circuit	Remarks
E		<ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• Pull-up resistor value: approx. 50 kΩ</li> </ul>
F		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• TTL input (with function to disconnect input during standby)</li> <li>• Programmable pull-up resistor: 50 kΩ approx.</li> </ul>



Type	Circuit	Remarks
H	<p>The circuit diagram for Type H shows a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch) connected to a common source. A resistor R is connected to the gate of the P-ch MOSFET. The input signal is connected to the gates of both MOSFETs. The outputs are labeled Pout and Nout. Below the MOSFETs, there are two input blocks: 'CMOS hysteresis input' and 'Automotive input', both featuring a standby control for input shutdown.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 3 \text{ mA}</math>, <math>I_{OH} = -3 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7 V_{CC}</math> <math>V_{IL} 0.3 V_{CC}</math>) (with function to disconnect input during standby)</li> </ul>
I	<p>The circuit diagram for Type I is similar to Type H but includes an 'Analog input' block at the bottom, represented by a square symbol with a diagonal line.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• A/D converter analog input</li> </ul>
J	<p>The circuit diagram for Type J is similar to Type I but includes an 'Analog output' block at the bottom, represented by a square symbol with a diagonal line.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• D/A analog output</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• A/D converter analog input</li> <li>• D/A converter analog output</li> </ul>

Type	Circuit	Remarks
K		Power supply input protection circuit
L		A/D converter reference voltage power supply input pin, with the protection circuit Flash memory devices do not have a protection circuit against $V_{CC}$ for pin AVRH
M		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7 V_{CC}</math> <math>V_{IL} 0.3 V_{CC}</math>) (with function to disconnect input during standby)</li> </ul>

Type	Circuit	Remarks
N	<p>Pull-up control</p> <p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>CMOS hysteresis input</p> <p>Automotive input</p> <p>CMOS hysteresis input</p> <p>TTL input</p> <p>Standby control for input shutdown</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• TTL input (with function to disconnect input during standby)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7 V_{CC}</math> <math>V_{IL} 0.3 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Programmable pull-up resistor: 50 k<math>\Omega</math> approx</li> </ul>
O	<p>P-ch</p> <p>Pout</p> <p>N-ch</p> <p>Nout</p> <p>R</p> <p>CMOS hysteresis input</p> <p>Automotive input</p> <p>CMOS hysteresis input</p> <p>Standby control for input shutdown</p> <p>Analog input</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.8 V_{CC}</math> <math>V_{IL} 0.2 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• Automotive input (with function to disconnect input during standby)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7 V_{CC}</math> <math>V_{IL} 0.3 V_{CC}</math>) (with function to disconnect input during standby)</li> <li>• A/D converter analog input</li> </ul>

## 5. Handling Devices

### ■ Preventing Latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$  pins.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ ,  $AVRH$ ) exceed the digital power-supply voltage.

### ■ Handling Unused Pins

Leaving unused input pins open may result in misbehavior or latch-up and possible permanent damage to the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than  $2\text{ k}\Omega$ .


Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

### ■ Power Supply Pins ( $V_{CC}/V_{SS}$ )

• If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, that are designed to be set to the same potential are connected the inside of the device to prevent malfunctions such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally. Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a low impedance.

• As a measure against power supply noise, connect a capacitor of about  $0.1\ \mu\text{F}$  as a bypass capacitor between  $V_{CC}$  and  $V_{SS}$  pins in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device



### ■ Mode Pins (MD0 to MD2)

Connect the mode pins directly to  $V_{CC}$  or  $V_{SS}$  pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pins to  $V_{CC}$  or  $V_{SS}$  pins and to provide a low-impedance connection.

### ■ Sequence for Turning On the Power Supply to the A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply ( $AV_{CC}$ ,  $AVRH$ ,  $AVRL$ ) and analog inputs ( $AN0$  to  $AN23$ ) after turning-on the digital power supply ( $V_{CC}$ ).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed  $AVRH$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable).

### ■ Pin connection when A/D Converter is Not Used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = AVRL = V_{SS}$ .

■ **Crystal Oscillator Circuit**

The X0, X1 pins may be possible causes of abnormal operation. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins and crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that the oscillation circuit lines do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins with a ground area for stabilizing the operation.

For each of the mass-production products, request an oscillator evaluation from the manufacturer of the oscillator you are using.

■ **Pull-up/down Resistors**

The CY90950 Series does not support internal pull-up/down resistors (except for the pull-up resistors built into ports 0 to 3). Use external components where needed.

■ **Using External Clock**

The external clock inputs can not be used.

■ **Notes on Operation in PLL Clock Mode**

If PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or the external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

■ **Notes on Power-On**

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during power-on to 50  $\mu$ s or more (0.2 V to 2.7 V).

■ **Stabilization of Power Supply Voltage**

A sudden change in the supply voltage may cause the device to malfunction even within the specified  $V_{CC}$  supply voltage operating range. Therefore, the  $V_{CC}$  supply voltage should be stabilized.

Stabilize the power supply voltage as follows as a standard level of stabilization.


- $V_{CC}$  ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard  $V_{CC}$  supply voltage
- The coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

■ **Initialization**

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

■ **Port 0 to Port 3 Output During Power-on (External-bus Mode)**

As shown below, when the power is turned on in External-Bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable irrespective of the reset input.



**■ Notes on Using the CAN Function**

To use the CAN function, please set the DIRECT bit of the CAN Direct Mode Register (CDMR) to 1.  
 If the DIRECT bit is set to '0' (initial value) only CY90V950AJAS and CY90V950AMAS, wait states will be performed when accessing CAN registers.

Note : Please refer to the Hardware Manual of the CY90950 series for detail of CAN Direct Mode Register.


**■ Flash Security Function**

A security bit is located in the area of the Flash memory.  
 If protection code 01<sub>H</sub> is written in the security bit, the Flash memory is in the protected state by security.  
 Therefore please do not write 01<sub>H</sub> in this address if you do not use the security function.  
 Refer to following table for the address of the security bit.


	<b>Flash Memory Size</b>	<b>Address of the Security Bit</b>
CY90F952JDS, CY90F952MDS	Embedded 2 Mbits Flash Memory	FC0001 <sub>H</sub>

## 6. Block Diagrams

■ CY90V950AJAS, CY90V950AMAS




■ CY90F952JDS, CY90F952MDS





### 7. Memory Map



Note: An image of the data in the FF bank of ROM is visible in the upper part of bank 00, which makes it possible for the C compiler to use the small memory model. The lower 16 bits of addresses in the FF bank are the same as the lower 16 bits of addresses in the 00 bank so that tables stored in the ROM can be accessed without using the far specifier in the pointer declaration. For example, when the address 00C00<sub>H</sub> is accessed, the data at FFC00<sub>H</sub> in ROM is actually accessed. The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00. As a result, the image between FF800<sub>H</sub> and FFFFF<sub>H</sub> is visible in bank 00, while the image between FF000<sub>H</sub> and FF7FF<sub>H</sub> is visible only in bank FF.

## 8. I/O Map

Address	Register	Abbreviation	Access	Resource Name	Initial Value
00000 <sub>H</sub>	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
00001 <sub>H</sub>	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
00002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
00003 <sub>H</sub>	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX <sub>B</sub>
00004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
00005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
00006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
00007 <sub>H</sub>	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXX <sub>B</sub>
00008 <sub>H</sub>	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
00009 <sub>H</sub>	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXXX <sub>B</sub>
0000A <sub>H</sub>	Port A Data Register	PDRA	R/W	Port A	111111X <sub>B</sub>
0000B <sub>H</sub>	Analog Input Enable Register 5	ADER5	R/W	Port 5, A/D	1111111 <sub>B</sub>
0000C <sub>H</sub>	Analog Input Enable Register 6	ADER6	R/W	Port 6, A/D	1111111 <sub>B</sub>
0000D <sub>H</sub>	Analog Input Enable Register 7	ADER7	R/W	Port 7, A/D	1111111 <sub>B</sub>
0000E <sub>H</sub>	Input Level Select Register 0	ILSR0	R/W	Port 0 to 7	XXXXXXXX <sub>B</sub>
0000F <sub>H</sub>	Input Level Select Register 1	ILSR1	R/W	Port 0 to 3, Port 8 to A	XXX0XXX <sub>B</sub>
00010 <sub>H</sub>	Port 0 Direction Register	DDR0	R/W	Port 0	0000000 <sub>B</sub>
00011 <sub>H</sub>	Port 1 Direction Register	DDR1	R/W	Port 1	0000000 <sub>B</sub>
00012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	0000000 <sub>B</sub>
00013 <sub>H</sub>	Port 3 Direction Register	DDR3	R/W	Port 3	0000000 <sub>B</sub>
00014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	0000000 <sub>B</sub>
00015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	0000000 <sub>B</sub>
00016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	0000000 <sub>B</sub>
00017 <sub>H</sub>	Port 7 Direction Register	DDR7	R/W	Port 7	0000000 <sub>B</sub>
00018 <sub>H</sub>	Port 8 Direction Register	DDR8	R/W	Port 8	0000000 <sub>B</sub>
00019 <sub>H</sub>	Port 9 Direction Register	DDR9	R/W	Port 9	0000000 <sub>B</sub>
0001A <sub>H</sub>	Port A Direction Register	DDRA	R/W	Port A	0000100 <sub>B</sub>
0001B <sub>H</sub>	Reserved				
0001C <sub>H</sub>	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	0000000 <sub>B</sub>
0001D <sub>H</sub>	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	0000000 <sub>B</sub>
0001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000 <sub>B</sub>
0001F <sub>H</sub>	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	0000000 <sub>B</sub>
00020 <sub>H</sub>	Serial Mode Register 0	SMR0	W, R/W	UART0	0000000 <sub>B</sub>
00021 <sub>H</sub>	Serial Control Register 0	SCR0	W, R/W		0000000 <sub>B</sub>
00022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		0000000 <sub>B</sub> / 1111111 <sub>B</sub>
00023 <sub>H</sub>	Serial Status Register 0	SSR0	R, R/W		00001000 <sub>B</sub>
00024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000X <sub>B</sub>
00025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000X0 <sub>B</sub>
00026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R, R/W		0000000 <sub>B</sub>
00027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R, R/W		0000000 <sub>B</sub>

Address	Register	Abbreviation	Access	Resource Name	Initial Value
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W, R/W	UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W, R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 0	RDR1/TDR1	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R, R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		0000X00 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R, R/W		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R, R/W		00000000 <sub>B</sub>
000030 <sub>H</sub>	PPG0 Operation Mode Control Register	PPGC0	W, R/W	16-bit PPG0/PPG1	01000111 <sub>B</sub>
000031 <sub>H</sub>	PPG1 Operation Mode Control Register	PPGC1	W, R/W		01000001 <sub>B</sub>
000032 <sub>H</sub>	PPG0/PPG1 Count Clock Select Register	PPG01	R/W		00000010 <sub>B</sub>
000033 <sub>H</sub>	Reserved				
000034 <sub>H</sub>	PPG2 Operation Mode Control Register	PPGC2	W, R/W	16-bit PPG2/PPG3	01000111 <sub>B</sub>
000035 <sub>H</sub>	PPG3 Operation Mode Control Register	PPGC3	W, R/W		01000001 <sub>B</sub>
000036 <sub>H</sub>	PPG2/PPG3 Count Clock Select Register	PPG23	R/W		00000010 <sub>B</sub>
000037 <sub>H</sub>	Reserved				
000038 <sub>H</sub>	PPG4 Operation Mode Control Register	PPGC4	W, R/W	16-bit PPG4/PPG5	01000111 <sub>B</sub>
000039 <sub>H</sub>	PPG5 Operation Mode Control Register	PPGC5	W, R/W		01000001 <sub>B</sub>
00003A <sub>H</sub>	PPG4/PPG5 Clock Select Register	PPG45	R/W		00000010 <sub>B</sub>
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	11000000 <sub>B</sub>
00003C <sub>H</sub>	PPG6 Operation Mode Control Register	PPGC6	W, R/W	16-bit PPG6/PPG7	01000111 <sub>B</sub>
00003D <sub>H</sub>	PPG7 Operation Mode Control Register	PPGC7	W, R/W		01000001 <sub>B</sub>
00003E <sub>H</sub>	PPG6/PPG7 Count Clock Select Register	PPG67	R/W		00000010 <sub>B</sub>
00003F <sub>H</sub>	Reserved				
000040 <sub>H</sub>	PPG8 Operation Mode Control Register	PPGC8	W, R/W	16-bit PPG8/PPG9	01000111 <sub>B</sub>
000041 <sub>H</sub>	PPG9 Operation Mode Control Register	PPGC9	W, R/W		01000001 <sub>B</sub>
000042 <sub>H</sub>	PPG8/PPG9 Count Clock Select Register	PPG89	R/W		00000010 <sub>B</sub>
000043 <sub>H</sub>	Reserved				
000044 <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	W, R/W	16-bit PPGA/PPGB	01000111 <sub>B</sub>
000045 <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	W, R/W		01000001 <sub>B</sub>
000046 <sub>H</sub>	PPGA/PPGB Count Clock Select Register	PPGAB	R/W		00000010 <sub>B</sub>
000047 <sub>H</sub>	Reserved				
000048 <sub>H</sub>	PPGC Operation Mode Control Register	PPGCC	W, R/W	16-bit PPGC/PPGD	01000111 <sub>B</sub>
000049 <sub>H</sub>	PPGD Operation Mode Control Register	PPGCD	W, R/W		01000001 <sub>B</sub>
00004A <sub>H</sub>	PPGC/PPGD Count Clock Select Register	PPGCD	R/W		00000010 <sub>B</sub>
00004B <sub>H</sub>	Reserved				
00004C <sub>H</sub>	PPGE Operation Mode Control Register	PPGCE	W, R/W	16-bit PPGE/PPGF	01000111 <sub>B</sub>
00004D <sub>H</sub>	PPGF Operation Mode Control Register	PPGCF	W, R/W		01000001 <sub>B</sub>
00004E <sub>H</sub>	PPGE/PPGF Count Clock Select Register	PPGEF	R/W		00000010 <sub>B</sub>
00004F <sub>H</sub>	Reserved				

Address	Register	Abbreviation	Access	Resource Name	Initial Value
000050 <sub>H</sub>	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
000051 <sub>H</sub>	Input Capture Edge 0/1	ICE01	R/W, R		111010XX <sub>B</sub>
000052 <sub>H</sub>	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 <sub>B</sub>
000053 <sub>H</sub>	Input Capture Edge 2/3	ICE23	R		111111XX <sub>B</sub>
000054 <sub>H</sub>	Input Capture Control Status 4/5	ICS45	R/W	Input Capture 4/5	00000000 <sub>B</sub>
000055 <sub>H</sub>	Input Capture Edge 4/5	ICE45	R		111100XX <sub>B</sub>
000056 <sub>H</sub>	Input Capture Control Status 6/7	ICS67	R/W	Input Capture 6/7	00000000 <sub>B</sub>
000057 <sub>H</sub>	Input Capture Edge 6/7	ICE67	R/W, R		111000XX <sub>B</sub>
000058 <sub>H</sub>	Output Compare Control Status 0	OCS0	R/W	Output Compare 0/1	00001100 <sub>B</sub>
000059 <sub>H</sub>	Output Compare Control Status 1	OCS1	R/W		01100000 <sub>B</sub>
00005A <sub>H</sub>	Output Compare Control Status 2	OCS2	R/W	Output Compare 2/3	00001100 <sub>B</sub>
00005B <sub>H</sub>	Output Compare Control Status 3	OCS3	R/W		01100000 <sub>B</sub>
00005C <sub>H</sub>	Output Compare Control Status 4	OCS4	R/W	Output Compare 4/5	00001100 <sub>B</sub>
00005D <sub>H</sub>	Output Compare Control Status 5	OCS5	R/W		01100000 <sub>B</sub>
00005E <sub>H</sub>	Output Compare Control Status 6	OCS6	R/W	Output Compare 6/7	00001100 <sub>B</sub>
00005F <sub>H</sub>	Output Compare Control Status 7	OCS7	R/W		01100000 <sub>B</sub>
000060 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W	16-bit reload timer 0	00000000 <sub>B</sub>
000061 <sub>H</sub>	Timer Control Status 0	TMCSR0	R/W		11110000 <sub>B</sub>
000062 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W	16-bit reload timer 1	00000000 <sub>B</sub>
000063 <sub>H</sub>	Timer Control Status 1	TMCSR1	R/W		11110000 <sub>B</sub>
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit reload timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		11110000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit reload timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		11110000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	00011110 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W		00000001 <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		11111100 <sub>B</sub>
00006C <sub>H</sub>	ADC Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	ADC Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W	Low Voltage/CPU Operation Detection Reset	00111000 <sub>B</sub>
00006F <sub>H</sub>	ROM Mirror Function Setting	ROMM	W	ROM Mirror	11111101 <sub>B</sub>
000070 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller				
000090 <sub>H</sub> to 00009A <sub>H</sub>	Reserved				
00009B <sub>H</sub>	DMA Descriptor Channel Specified Register	DCSR	R/W	DMA	00000000 <sub>B</sub>
00009C <sub>H</sub>	DMA Status Register L	DSRL	R/W		00000000 <sub>B</sub>
00009D <sub>H</sub>	DMA Status Register H	DSRH	R/W		00000000 <sub>B</sub>
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	11000000 <sub>B</sub>

Address	Register	Abbreviation	Access	Resource Name	Initial Value
00009F <sub>H</sub>	Delayed Interrupt Trigger/Release Register	DIRR	R/W	Delayed Interrupt Generation Module	11111110 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Mode Control Register	LPMCR	W, R/W	Low Power Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R, R/W	Low Power Control Circuit	11111100 <sub>B</sub>
0000A2 <sub>H</sub> , 0000A3 <sub>H</sub>	Reserved				
0000A4 <sub>H</sub>	DMA Stop Status Register	DSSR	R/W	DMA	00000000 <sub>B</sub>
0000A5 <sub>H</sub>	Automatic Ready Function Select Register	ARSR	W	External Memory Access	00111100 <sub>B</sub>
0000A6 <sub>H</sub>	External Address Output Control Register	HACR	W		00000000 <sub>B</sub>
0000A7 <sub>H</sub>	Bus Control Signal Selection Register	ECSR	W		00000001 <sub>B</sub>
0000A8 <sub>H</sub>	Watchdog Control Register	WDTC	R, W	Watchdog Timer	X1XXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time Base Timer Control Register	TBTC	W, R/W	Time Base Timer	11100100 <sub>B</sub>
0000AA <sub>H</sub>	Watch Timer Control Register	WTC	R, R/W	Watch Timer	1X001000 <sub>B</sub>
0000AB <sub>H</sub>	Reserved				
0000AC <sub>H</sub>	DMA Enable Register L	DERL	R/W	DMA	00000000 <sub>B</sub>
0000AD <sub>H</sub>	DMA Enable Register H	DERH	R/W		00000000 <sub>B</sub>
0000AE <sub>H</sub>	Flash Control Status Register (Flash memory devices only)	FMCS	R, R/W	Flash Memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	Reserved				
0000B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W, R/W	Interrupt Control	00000111 <sub>B</sub>
0000B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W, R/W		00000111 <sub>B</sub>
0000B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W, R/W		00000111 <sub>B</sub>
0000B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W, R/W		00000111 <sub>B</sub>
0000B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W, R/W		00000111 <sub>B</sub>
0000B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W, R/W		00000111 <sub>B</sub>
0000B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W, R/W		00000111 <sub>B</sub>
0000B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W, R/W		00000111 <sub>B</sub>
0000B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W, R/W		00000111 <sub>B</sub>
0000B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	W, R/W		00000111 <sub>B</sub>
0000BA <sub>H</sub>	Interrupt Control Register 10	ICR10	W, R/W		00000111 <sub>B</sub>
0000BB <sub>H</sub>	Interrupt Control Register 11	ICR11	W, R/W		00000111 <sub>B</sub>
0000BC <sub>H</sub>	Interrupt Control Register 12	ICR12	W, R/W		00000111 <sub>B</sub>
0000BD <sub>H</sub>	Interrupt Control Register 13	ICR13	W, R/W		00000111 <sub>B</sub>
0000BE <sub>H</sub>	Interrupt Control Register 14	ICR14	W, R/W		00000111 <sub>B</sub>
0000BF <sub>H</sub>	Interrupt Control Register 15	ICR15	W, R/W		00000111 <sub>B</sub>
0000C0 <sub>H</sub>	D/A Converter Data 0	DAT0	R/W	D/A Converter	XXXXXXXX <sub>B</sub>
0000C1 <sub>H</sub>	D/A Converter Data 1	DAT1	R/W		XXXXXXXX <sub>B</sub>
0000C2 <sub>H</sub>	D/A Control 0	DACR0	R/W		00000000 <sub>B</sub>
0000C3 <sub>H</sub>	D/A Control 1	DACR1	R/W		00000000 <sub>B</sub>

Address	Register	Abbreviation	Access	Resource Name	Initial Value
0000C4 <sub>H</sub> , 0000C5 <sub>H</sub>	Reserved				
0000C6 <sub>H</sub>	External Interrupt Enable 0	ENIR0	R/W	DTP/External Interrupt 0	00000000 <sub>B</sub>
0000C7 <sub>H</sub>	External Interrupt Source 0	EIRR0	R/W		XXXXXXXX <sub>B</sub>
0000C8 <sub>H</sub>	Detection Level Setting 0	ELVR0	R/W		00000000 <sub>B</sub>
0000C9 <sub>H</sub>	Detection Level Setting 0	ELVR0	R/W		00000000 <sub>B</sub>
0000CA <sub>H</sub>	External Interrupt Enable 1	ENIR1	R/W	DTP/External Interrupt 1	00000000 <sub>B</sub>
0000CB <sub>H</sub>	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX <sub>B</sub>
0000CC <sub>H</sub>	Detection Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>
0000CD <sub>H</sub>	Detection Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>
0000CE <sub>H</sub>	External Interrupt Source Select	EISSR	R/W		00000000 <sub>B</sub>
0000CF <sub>H</sub>	PLL/Sub clock Control Register	PSCCR	W	PLL	11110000 <sub>B</sub>
0000D0 <sub>H</sub>	DMA Buffer Address Pointer L Register	BAPL	R/W	DMA	XXXXXXXX <sub>B</sub>
0000D1 <sub>H</sub>	DMA Buffer Address Pointer M Register	BAPM	R/W		XXXXXXXX <sub>B</sub>
0000D2 <sub>H</sub>	DMA Buffer Address Pointer H Register	BAPH	R/W		XXXXXXXX <sub>B</sub>
0000D3 <sub>H</sub>	DMA Control Register	DMACS	R/W		XXXXXXXX <sub>B</sub>
0000D4 <sub>H</sub>	I/O Register Address Pointer L Register	IOAL	R/W		XXXXXXXX <sub>B</sub>
0000D5 <sub>H</sub>	I/O Register Address Pointer H Register	IOAH	R/W		XXXXXXXX <sub>B</sub>
0000D6 <sub>H</sub>	Data Counter L Register	DCTL	R/W		XXXXXXXX <sub>B</sub>
0000D7 <sub>H</sub>	Data Counter H Register	DCTH	R/W		XXXXXXXX <sub>B</sub>
0000D8 <sub>H</sub>	Serial Mode Register 2	SMR2	W, R/W	UART2	00000000 <sub>B</sub>
0000D9 <sub>H</sub>	Serial Control Register 2	SCR2	W, R/W		00000000 <sub>B</sub>
0000DA <sub>H</sub>	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
0000DB <sub>H</sub>	Serial Status Register 2	SSR2	R, R/W		00001000 <sub>B</sub>
0000DC <sub>H</sub>	Extended Communication Control Register 2	ECCR2	R, W, R/W		000000XX <sub>B</sub>
0000DD <sub>H</sub>	Extended Status Control Register 2	ESCR2	R/W		0000X00 <sub>B</sub>
0000DE <sub>H</sub>	Baud Rate Generator Register 20	BGR20	R, R/W		00000000 <sub>B</sub>
0000DF <sub>H</sub>	Baud Rate Generator Register 21	BGR21	R, R/W		00000000 <sub>B</sub>
0000E0 <sub>H</sub> to 0000EF <sub>H</sub>	Reserved for CAN Controller 2. Refer to "CAN Controllers"				
0000F0 <sub>H</sub> to 0000FF <sub>H</sub>	External				
007900 <sub>H</sub>	Reload Register L0	PRLL0	R/W	16-bit PPG0/PPG1	XXXXXXXX <sub>B</sub>
007901 <sub>H</sub>	Reload Register H0	PRLH0	R/W		XXXXXXXX <sub>B</sub>
007902 <sub>H</sub>	Reload Register L1	PRLL1	R/W		XXXXXXXX <sub>B</sub>
007903 <sub>H</sub>	Reload Register H1	PRLH1	R/W		XXXXXXXX <sub>B</sub>
007904 <sub>H</sub>	Reload Register L2	PRLL2	R/W	16-bit PPG2/PPG3	XXXXXXXX <sub>B</sub>
007905 <sub>H</sub>	Reload Register H2	PRLH2	R/W		XXXXXXXX <sub>B</sub>
007906 <sub>H</sub>	Reload Register L3	PRLL3	R/W		XXXXXXXX <sub>B</sub>
007907 <sub>H</sub>	Reload Register H3	PRLH3	R/W		XXXXXXXX <sub>B</sub>

Address	Register	Abbreviation	Access	Resource Name	Initial Value
007908 <sub>H</sub>	Reload Register L4	PRL4	R/W	16-bit PPG4/PPG5	XXXXXXXX <sub>B</sub>
007909 <sub>H</sub>	Reload Register H4	PRLH4	R/W		XXXXXXXX <sub>B</sub>
00790A <sub>H</sub>	Reload Register L5	PRL5	R/W		XXXXXXXX <sub>B</sub>
00790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
00790C <sub>H</sub>	Reload Register L6	PRL6	R/W	16-bit PPG6/PPG7	XXXXXXXX <sub>B</sub>
00790D <sub>H</sub>	Reload Register H6	PRLH6	R/W		XXXXXXXX <sub>B</sub>
00790E <sub>H</sub>	Reload Register L7	PRL7	R/W		XXXXXXXX <sub>B</sub>
00790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
007910 <sub>H</sub>	Reload Register L8	PRL8	R/W	16-bit PPG8/PPG9	XXXXXXXX <sub>B</sub>
007911 <sub>H</sub>	Reload Register H8	PRLH8	R/W		XXXXXXXX <sub>B</sub>
007912 <sub>H</sub>	Reload Register L9	PRL9	R/W		XXXXXXXX <sub>B</sub>
007913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
007914 <sub>H</sub>	Reload Register LA	PRLA	R/W	16-bit PPGA/PPGB	XXXXXXXX <sub>B</sub>
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLB	R/W		XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLC	R/W	16-bit PPGC/PPGD	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPGE/PPGF	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture 0	IPCP0	R	Input Capture 0/1*	00000000 <sub>B</sub>
007921 <sub>H</sub>	Input Capture 0	IPCP0	R		00000000 <sub>B</sub>
007922 <sub>H</sub>	Input Capture 1	IPCP1	R		00000000 <sub>B</sub>
007923 <sub>H</sub>	Input Capture 1	IPCP1	R		00000000 <sub>B</sub>
007924 <sub>H</sub>	Input Capture 2	IPCP2	R	Input Capture 2/3*	00000000 <sub>B</sub>
007925 <sub>H</sub>	Input Capture 2	IPCP2	R		00000000 <sub>B</sub>
007926 <sub>H</sub>	Input Capture 3	IPCP3	R		00000000 <sub>B</sub>
007927 <sub>H</sub>	Input Capture 3	IPCP3	R		00000000 <sub>B</sub>
007928 <sub>H</sub>	Input Capture 4	IPCP4	R	Input Capture 4/5*	00000000 <sub>B</sub>
007929 <sub>H</sub>	Input Capture 4	IPCP4	R		00000000 <sub>B</sub>
00792A <sub>H</sub>	Input Capture 5	IPCP5	R		00000000 <sub>B</sub>
00792B <sub>H</sub>	Input Capture 5	IPCP5	R		00000000 <sub>B</sub>
00792C <sub>H</sub>	Input Capture 6	IPCP6	R	Input Capture 6/7*	00000000 <sub>B</sub>
00792D <sub>H</sub>	Input Capture 6	IPCP6	R		00000000 <sub>B</sub>
00792E <sub>H</sub>	Input Capture 7	IPCP7	R		00000000 <sub>B</sub>
00792F <sub>H</sub>	Input Capture 7	IPCP7	R		00000000 <sub>B</sub>

\* : The Initial values of CY90V950AJAS and CY90V950AMAS are XXXXXXXX<sub>B</sub>.

Address	Register	Abbreviation	Access	Resource Name	Initial Value
007930 <sub>H</sub>	Output Compare 0	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
007931 <sub>H</sub>	Output Compare 0	OCCP0	R/W		XXXXXXXX <sub>B</sub>
007932 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007933 <sub>H</sub>	Output Compare 1	OCCP1	R/W		XXXXXXXX <sub>B</sub>
007934 <sub>H</sub>	Output Compare 2	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
007935 <sub>H</sub>	Output Compare 2	OCCP2	R/W		XXXXXXXX <sub>B</sub>
007936 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007937 <sub>H</sub>	Output Compare 3	OCCP3	R/W		XXXXXXXX <sub>B</sub>
007938 <sub>H</sub>	Output Compare 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
007939 <sub>H</sub>	Output Compare 4	OCCP4	R/W		XXXXXXXX <sub>B</sub>
00793A <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793B <sub>H</sub>	Output Compare 5	OCCP5	R/W		XXXXXXXX <sub>B</sub>
00793C <sub>H</sub>	Output Compare 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX <sub>B</sub>
00793D <sub>H</sub>	Output Compare 6	OCCP6	R/W		XXXXXXXX <sub>B</sub>
00793E <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
00793F <sub>H</sub>	Output Compare 7	OCCP7	R/W		XXXXXXXX <sub>B</sub>
007940 <sub>H</sub>	Timer Data 0	TCDT0	R/W	I/O Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status 0	TCCSH0	R/W		01100000 <sub>B</sub>
007944 <sub>H</sub>	Timer Data 1	TCDT1	R/W	I/O Timer 1	00000000 <sub>B</sub>
007945 <sub>H</sub>	Timer Data 1	TCDT1	R/W		00000000 <sub>B</sub>
007946 <sub>H</sub>	Timer Control Status 1	TCCSL1	R/W		00000000 <sub>B</sub>
007947 <sub>H</sub>	Timer Control Status 1	TCCSH1	R/W		01100000 <sub>B</sub>
007948 <sub>H</sub>	Timer 0/Reload 0	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
007949 <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794A <sub>H</sub>	Timer 1/Reload 1	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX <sub>B</sub>
00794B <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794C <sub>H</sub>	Timer 2/Reload 2	TMR2/TMRLR2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer 3/Reload 3	TMR3/TMRLR3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub>	Serial Mode Register 3	SMR3	W, R/W	UART3	00000000 <sub>B</sub>
007951 <sub>H</sub>	Serial Control Register 3	SCR3	W, R/W		00000000 <sub>B</sub>
007952 <sub>H</sub>	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
007953 <sub>H</sub>	Serial Status Register 3	SSR3	R, R/W		00001000 <sub>B</sub>
007954 <sub>H</sub>	Extended Communication Control Register 3	ECCR3	R, W, R/W		000000XX <sub>B</sub>
007955 <sub>H</sub>	Extended Status Control Register 3	ESCR3	R/W		00000X00 <sub>B</sub>
007956 <sub>H</sub>	Baud Rate Generator Register 30	BGR30	R, R/W		00000000 <sub>B</sub>
007957 <sub>H</sub>	Baud Rate Generator Register 31	BGR31	R, R/W		00000000 <sub>B</sub>



Address	Register	Abbreviation	Access	Resource Name	Initial Value
007958 <sub>H</sub>	Serial Mode Register 4	SMR4	W, R/W	UART4	00000000 <sub>B</sub>
007959 <sub>H</sub>	Serial Control Register 4	SCR4	W, R/W		00000000 <sub>B</sub>
00795A <sub>H</sub>	Reception/Transmission Data Register 4	RDR4/TDR4	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
00795B <sub>H</sub>	Serial Status Register 4	SSR4	R, R/W		00001000 <sub>B</sub>
00795C <sub>H</sub>	Extended Communication Control Register 4	ECCR4	R, W, R/W		000000XX <sub>B</sub>
00795D <sub>H</sub>	Extended Status Control Register 4	ESCR4	R/W		00000X00 <sub>B</sub>
00795E <sub>H</sub>	Baud Rate Generator Register 40	BGR40	R, R/W		00000000 <sub>B</sub>
00795F <sub>H</sub>	Baud Rate Generator Register 41	BGR41	R, R/W		00000000 <sub>B</sub>
007960 <sub>H</sub>	Clock Supervisor Control Register	CSVCR	R/W	Clock Supervisor	00011100 <sub>B</sub>
007961 <sub>H</sub> to 00796B <sub>H</sub>	Reserved				
00796C <sub>H</sub>	Clock Output Enable Register	CLKR	R/W	Clock Monitor	11110000 <sub>B</sub>
00796D <sub>H</sub>	Reserved				
00796E <sub>H</sub>	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	11111110 <sub>B</sub>
00796F <sub>H</sub>	CAN Switch Register	CANSWR	R/W	CAN 0/1	11111100 <sub>B</sub>
007970 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 0	IBSR0	R	I <sup>2</sup> C Interface 0	00000000 <sub>B</sub>
007971 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 0	IBCR0	W, R/W		00000000 <sub>B</sub>
007972 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 <sub>B</sub>
007973 <sub>H</sub>		ITBAH0	R/W		00000000 <sub>B</sub>
007974 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 0	ITMKL0	R/W		11111111 <sub>B</sub>
007975 <sub>H</sub>		ITMKH0	R/W		00111111 <sub>B</sub>
007976 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 <sub>B</sub>
007977 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 <sub>B</sub>
007978 <sub>H</sub>	I <sup>2</sup> C Data Register 0	IDAR0	R/W		00000000 <sub>B</sub>
007979 <sub>H</sub> , 00797A <sub>H</sub>	Reserved				
00797B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111 <sub>B</sub>
00797C <sub>H</sub> to 00797F <sub>H</sub>	Reserved				
007980 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 1	IBSR1	R	I <sup>2</sup> C Interface 1	00000000 <sub>B</sub>
007981 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 1	IBCR1	W, R/W		00000000 <sub>B</sub>
007982 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 1	ITBAL1	R/W		00000000 <sub>B</sub>
007983 <sub>H</sub>		ITBAH1	R/W		00000000 <sub>B</sub>
007984 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask Register 1	ITMKL1	R/W		11111111 <sub>B</sub>
007985 <sub>H</sub>		ITMKH1	R/W		00111111 <sub>B</sub>
007986 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 1	ISBA1	R/W		00000000 <sub>B</sub>
007987 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 1	ISMK1	R/W		01111111 <sub>B</sub>
007988 <sub>H</sub>	I <sup>2</sup> C Data Register 1	IDAR1	R/W		00000000 <sub>B</sub>
007989 <sub>H</sub> , 00798A <sub>H</sub>	Reserved				

Address	Register	Abbreviation	Access	Resource Name	Initial Value
00798B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 1	ICCR1	R/W	I <sup>2</sup> C Interface1	00011111 <sub>B</sub>
00798C <sub>H</sub> to 00798F <sub>H</sub>	Reserved				
007990 <sub>H</sub>	Serial Mode Register 5	SMR5	W, R/W	UART5	00000000 <sub>B</sub>
007991 <sub>H</sub>	Serial Control Register 5	SCR5	W, R/W		00000000 <sub>B</sub>
007992 <sub>H</sub>	Reception/Transmission Data Register 5	RDR5/TDR5	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
007993 <sub>H</sub>	Serial Status Register 5	SSR5	R, R/W		00001000 <sub>B</sub>
007994 <sub>H</sub>	Extended Communication Control Register 5	ECCR5	R, W, R/W		000000XX <sub>B</sub>
007995 <sub>H</sub>	Extended Status Control Register 5	ESCR5	R/W		00000X00 <sub>B</sub>
007996 <sub>H</sub>	Baud Rate Generator Register 50	BGR50	R, R/W		00000000 <sub>B</sub>
007997 <sub>H</sub>	Baud Rate Generator Register 51	BGR51	R, R/W		00000000 <sub>B</sub>
007998 <sub>H</sub>	Serial Mode Register 6	SMR6	W, R/W		UART6
007999 <sub>H</sub>	Serial Control Register 6	SCR6	W, R/W	00000000 <sub>B</sub>	
00799A <sub>H</sub>	Reception/Transmission Data Register 6	RDR6/TDR6	R/W	00000000 <sub>B</sub> / 11111111 <sub>B</sub>	
00799B <sub>H</sub>	Serial Status Register 6	SSR6	R, R/W	00001000 <sub>B</sub>	
00799C <sub>H</sub>	Extended Communication Control Register 6	ECCR6	R, W, R/W	000000XX <sub>B</sub>	
00799D <sub>H</sub>	Extended Status Control Register 6	ESCR6	R/W	00000X00 <sub>B</sub>	
00799E <sub>H</sub>	Baud Rate Generator Register 60	BGR60	R, R/W	00000000 <sub>B</sub>	
00799F <sub>H</sub>	Baud Rate Generator Register 61	BGR61	R, R/W	00000000 <sub>B</sub>	
0079A0 <sub>H</sub>	UART Input Level Setting Register	ILSR2	R/W	UART	
0079A1 <sub>H</sub>	Reserved				
0079A2 <sub>H</sub>	Flash Write Control Register 0	FWR0	R/W	Flash Memory	00000000 <sub>B</sub>
0079A3 <sub>H</sub>	Flash Write Control Register 1	FWR1	R/W	Flash Memory	00000000 <sub>B</sub>
0079A4 <sub>H</sub> to 0079B1 <sub>H</sub>	Reserved				
0079B2 <sub>H</sub>	Low Voltage/CPU Operation Detection Setting Register	LVRS	R/W	Low Voltage/ CPU Operation Detection Reset	10000111 <sub>B</sub>
0079B3 <sub>H</sub> to 0079B7 <sub>H</sub>	Reserved				
0079B8 <sub>H</sub>	Clock Calibration Unit Control	CUCR	R/W	Clock Calibration Unit	00000000 <sub>B</sub>
0079B9 <sub>H</sub>	CR Oscillation Trimming Setting	CRTR	R/W		11110111 <sub>B</sub>
0079BA <sub>H</sub>	CR Oscillation Timer Data Register	CUTDL	R/W		01010000 <sub>B</sub>
0079BB <sub>H</sub>		CUTDH	R/W		11000011 <sub>B</sub>
0079BC <sub>H</sub>	Main Timer Data Register 1	CUTR1L	R		00000000 <sub>B</sub>
0079BD <sub>H</sub>		CUTR1H	R		00000000 <sub>B</sub>
0079BE <sub>H</sub>	Main Timer Data Register 2	CUTR2L	R		00000000 <sub>B</sub>
0079BF <sub>H</sub>		CUTR2H	R		00000000 <sub>B</sub>
0079C0 <sub>H</sub> to 0079DF <sub>H</sub>	Reserved				

Address	Register	Abbreviation	Access	Resource Name	Initial Value
0079E0 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX <sub>B</sub>
0079E1 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E2 <sub>H</sub>	Detect Address Setting 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E3 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E4 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E5 <sub>H</sub>	Detect Address Setting 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E6 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W	Address Match Detection 0	XXXXXXXX <sub>B</sub>
0079E7 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E8 <sub>H</sub>	Detect Address Setting 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E9 <sub>H</sub> to 0079EF <sub>H</sub>	Reserved				
0079F0 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX <sub>B</sub>
0079F1 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F2 <sub>H</sub>	Detect Address Setting 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F3 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F4 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F5 <sub>H</sub>	Detect Address Setting 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F6 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F7 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F8 <sub>H</sub>	Detect Address Setting 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F9 <sub>H</sub> to 0079FF <sub>H</sub>	Reserved				
007A00 <sub>H</sub> to 007AFF <sub>H</sub>	Reserved for CAN Controller 0. Refer to "CAN Controllers"				
007B00 <sub>H</sub> to 007BFF <sub>H</sub>	Reserved for CAN Controller 0. Refer to "CAN Controllers"				
007C00 <sub>H</sub> to 007CFF <sub>H</sub>	Reserved for CAN Controller 1. Refer to "CAN Controllers"				
007D00 <sub>H</sub> to 007DFF <sub>H</sub>	Reserved for CAN Controller 1. Refer to "CAN Controllers"				
007E00 <sub>H</sub> to 007EFF <sub>H</sub>	Reserved for CAN Controller 2. Refer to "CAN Controllers"				
007F00 <sub>H</sub> to 007FFF <sub>H</sub>	Reserved for CAN Controller 2. Refer to "CAN Controllers"				

- Notes :
- Initial value of "X" represents unknown value.
  - Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

## 9. CAN Controllers

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B  
Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers  
29-bit ID and 8-byte data  
Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask  
Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

### ■ List of Control Registers (1)

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
000070 <sub>H</sub>	000080 <sub>H</sub>	0000E0 <sub>H</sub>	Message Buffer Valid Register	BVALR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000071 <sub>H</sub>	000081 <sub>H</sub>	0000E1 <sub>H</sub>				
000072 <sub>H</sub>	000082 <sub>H</sub>	0000E2 <sub>H</sub>	Transmit Request Register	TREQR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000073 <sub>H</sub>	000083 <sub>H</sub>	0000E3 <sub>H</sub>				
000074 <sub>H</sub>	000084 <sub>H</sub>	0000E4 <sub>H</sub>	Transmit Cancel Register	TCANR	W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000075 <sub>H</sub>	000085 <sub>H</sub>	0000E5 <sub>H</sub>				
000076 <sub>H</sub>	000086 <sub>H</sub>	0000E6 <sub>H</sub>	Transmission Complete Register	TCR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000077 <sub>H</sub>	000087 <sub>H</sub>	0000E7 <sub>H</sub>				
000078 <sub>H</sub>	000088 <sub>H</sub>	0000E8 <sub>H</sub>	Receive Complete Register	RCR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
000079 <sub>H</sub>	000089 <sub>H</sub>	0000E9 <sub>H</sub>				
00007A <sub>H</sub>	00008A <sub>H</sub>	0000EA <sub>H</sub>	Remote Request Receiving Register	RRTRR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
00007B <sub>H</sub>	00008B <sub>H</sub>	0000EB <sub>H</sub>				
00007C <sub>H</sub>	00008C <sub>H</sub>	0000EC <sub>H</sub>	Receive Overrun Register	ROVRR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
00007D <sub>H</sub>	00008D <sub>H</sub>	0000ED <sub>H</sub>				
00007E <sub>H</sub>	00008E <sub>H</sub>	0000EE <sub>H</sub>	Reception Interrupt Enable Register	RIER	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
00007F <sub>H</sub>	00008F <sub>H</sub>	0000EF <sub>H</sub>				

■ List of Control Registers (2)

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007B00 <sub>H</sub>	007D00 <sub>H</sub>	007F00 <sub>H</sub>	Control Status Register	CSR	R/W, W R/W, R	0XXXX0X1 <sub>B</sub> 00XXX000 <sub>B</sub>
007B01 <sub>H</sub>	007D01 <sub>H</sub>	007F01 <sub>H</sub>				
007B02 <sub>H</sub>	007D02 <sub>H</sub>	007F02 <sub>H</sub>				
007B03 <sub>H</sub>	007D03 <sub>H</sub>	007F03 <sub>H</sub>	Last Event Indicator Register	LEIR	R/W	000X0000 <sub>B</sub> XXXXXXXX <sub>B</sub>
007B04 <sub>H</sub>	007D04 <sub>H</sub>	007F04 <sub>H</sub>				
007B05 <sub>H</sub>	007D05 <sub>H</sub>	007F05 <sub>H</sub>	Receive And Transmit Error Counter	RTEC	R	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B06 <sub>H</sub>	007D06 <sub>H</sub>	007F06 <sub>H</sub>				
007B07 <sub>H</sub>	007D07 <sub>H</sub>	007F07 <sub>H</sub>	Bit Timing Register	BTR	R/W	11111111 <sub>B</sub> X1111111 <sub>B</sub>
007B08 <sub>H</sub>	007D08 <sub>H</sub>	007F08 <sub>H</sub>				
007B09 <sub>H</sub>	007D09 <sub>H</sub>	007F09 <sub>H</sub>	IDE Register	IDER	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B0A <sub>H</sub>	007D0A <sub>H</sub>	007F0A <sub>H</sub>				
007B0B <sub>H</sub>	007D0B <sub>H</sub>	007F0B <sub>H</sub>	Transmit RTR Register	TRTRR	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B0C <sub>H</sub>	007D0C <sub>H</sub>	007F0C <sub>H</sub>				
007B0D <sub>H</sub>	007D0D <sub>H</sub>	007F0D <sub>H</sub>	Remote Frame Receive Waiting Register	RFWTR	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B0E <sub>H</sub>	007D0E <sub>H</sub>	007F0E <sub>H</sub>				
007B0F <sub>H</sub>	007D0F <sub>H</sub>	007F0F <sub>H</sub>	Transmit Interrupt Enable Register	TIER	R/W	00000000 <sub>B</sub> 00000000 <sub>B</sub>
007B10 <sub>H</sub>	007D10 <sub>H</sub>	007F10 <sub>H</sub>				
007B11 <sub>H</sub>	007D11 <sub>H</sub>	007F11 <sub>H</sub>	Acceptance Mask Select Register	AMSR	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B12 <sub>H</sub>	007D12 <sub>H</sub>	007F12 <sub>H</sub>				
007B13 <sub>H</sub>	007D13 <sub>H</sub>	007F13 <sub>H</sub>				
007B14 <sub>H</sub>	007D14 <sub>H</sub>	007F14 <sub>H</sub>	Acceptance Mask Register 0	AMR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B15 <sub>H</sub>	007D15 <sub>H</sub>	007F15 <sub>H</sub>				
007B16 <sub>H</sub>	007D16 <sub>H</sub>	007F16 <sub>H</sub>				
007B17 <sub>H</sub>	007D17 <sub>H</sub>	007F17 <sub>H</sub>	Acceptance Mask Register 1	AMR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007B18 <sub>H</sub>	007D18 <sub>H</sub>	007F18 <sub>H</sub>				
007B19 <sub>H</sub>	007D19 <sub>H</sub>	007F19 <sub>H</sub>				
007B1A <sub>H</sub>	007D1A <sub>H</sub>	007F1A <sub>H</sub>				
007B1B <sub>H</sub>	007D1B <sub>H</sub>	007F1B <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>

■ List of Message Buffers (ID Registers) (1)

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007A00 <sub>H</sub> to 007A1F <sub>H</sub>	007C00 <sub>H</sub> to 007C1F <sub>H</sub>	007E00 <sub>H</sub> to 007E1F <sub>H</sub>	General- Purpose Ram	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A20 <sub>H</sub>	007C20 <sub>H</sub>	007E20 <sub>H</sub>	ID Register 0	IDR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A21 <sub>H</sub>	007C21 <sub>H</sub>	007E21 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A22 <sub>H</sub>	007C22 <sub>H</sub>	007E22 <sub>H</sub>				
007A23 <sub>H</sub>	007C23 <sub>H</sub>	007E23 <sub>H</sub>				
007A24 <sub>H</sub>	007C24 <sub>H</sub>	007E24 <sub>H</sub>	ID Register 1	IDR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A25 <sub>H</sub>	007C25 <sub>H</sub>	007E25 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A26 <sub>H</sub>	007C26 <sub>H</sub>	007E26 <sub>H</sub>				
007A27 <sub>H</sub>	007C27 <sub>H</sub>	007E27 <sub>H</sub>				
007A28 <sub>H</sub>	007C28 <sub>H</sub>	007E28 <sub>H</sub>	ID Register 2	IDR2	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A29 <sub>H</sub>	007C29 <sub>H</sub>	007E29 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A2A <sub>H</sub>	007C2A <sub>H</sub>	007E2A <sub>H</sub>				
007A2B <sub>H</sub>	007C2B <sub>H</sub>	007E2B <sub>H</sub>				
007A2C <sub>H</sub>	007C2C <sub>H</sub>	007E2C <sub>H</sub>	ID Register 3	IDR3	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A2D <sub>H</sub>	007C2D <sub>H</sub>	007E2D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A2E <sub>H</sub>	007C2E <sub>H</sub>	007E2E <sub>H</sub>				
007A2F <sub>H</sub>	007C2F <sub>H</sub>	007E2F <sub>H</sub>				
007A30 <sub>H</sub>	007C30 <sub>H</sub>	007E30 <sub>H</sub>	ID Register 4	IDR4	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A31 <sub>H</sub>	007C31 <sub>H</sub>	007E31 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A32 <sub>H</sub>	007C32 <sub>H</sub>	007E32 <sub>H</sub>				
007A33 <sub>H</sub>	007C33 <sub>H</sub>	007E33 <sub>H</sub>				
007A34 <sub>H</sub>	007C34 <sub>H</sub>	007E34 <sub>H</sub>	ID Register 5	IDR5	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A35 <sub>H</sub>	007C35 <sub>H</sub>	007E35 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A36 <sub>H</sub>	007C36 <sub>H</sub>	007E36 <sub>H</sub>				
007A37 <sub>H</sub>	007C37 <sub>H</sub>	007E37 <sub>H</sub>				
007A38 <sub>H</sub>	007C38 <sub>H</sub>	007E38 <sub>H</sub>	ID Register 6	IDR6	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A39 <sub>H</sub>	007C39 <sub>H</sub>	007E39 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A3A <sub>H</sub>	007C3A <sub>H</sub>	007E3A <sub>H</sub>				
007A3B <sub>H</sub>	007C3B <sub>H</sub>	007E3B <sub>H</sub>				
007A3C <sub>H</sub>	007C3C <sub>H</sub>	007E3C <sub>H</sub>	ID Register 7	IDR7	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A3D <sub>H</sub>	007C3D <sub>H</sub>	007E3D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A3E <sub>H</sub>	007C3E <sub>H</sub>	007E3E <sub>H</sub>				
007A3F <sub>H</sub>	007C3F <sub>H</sub>	007E3F <sub>H</sub>				

■ List of Message Buffers (ID Registers) (2)

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007A40 <sub>H</sub>	007C40 <sub>H</sub>	007E40 <sub>H</sub>	ID Register 8	IDR8	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A41 <sub>H</sub>	007C41 <sub>H</sub>	007E41 <sub>H</sub>				
007A42 <sub>H</sub>	007C42 <sub>H</sub>	007E42 <sub>H</sub>				
007A43 <sub>H</sub>	007C43 <sub>H</sub>	007E43 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A44 <sub>H</sub>	007C44 <sub>H</sub>	007E44 <sub>H</sub>	ID Register 9	IDR9	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A45 <sub>H</sub>	007C45 <sub>H</sub>	007E45 <sub>H</sub>				
007A46 <sub>H</sub>	007C46 <sub>H</sub>	007E46 <sub>H</sub>				
007A47 <sub>H</sub>	007C47 <sub>H</sub>	007E47 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A48 <sub>H</sub>	007C48 <sub>H</sub>	007E48 <sub>H</sub>	ID Register 10	IDR10	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A49 <sub>H</sub>	007C49 <sub>H</sub>	007E49 <sub>H</sub>				
007A4A <sub>H</sub>	007C4A <sub>H</sub>	007E4A <sub>H</sub>				
007A4B <sub>H</sub>	007C4B <sub>H</sub>	007E4B <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A4C <sub>H</sub>	007C4C <sub>H</sub>	007E4C <sub>H</sub>	ID Register 11	IDR11	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A4D <sub>H</sub>	007C4D <sub>H</sub>	007E4D <sub>H</sub>				
007A4E <sub>H</sub>	007C4E <sub>H</sub>	007E4E <sub>H</sub>				
007A4F <sub>H</sub>	007C4F <sub>H</sub>	007E4F <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A50 <sub>H</sub>	007C50 <sub>H</sub>	007E50 <sub>H</sub>	ID Register 12	IDR12	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A51 <sub>H</sub>	007C51 <sub>H</sub>	007E51 <sub>H</sub>				
007A52 <sub>H</sub>	007C52 <sub>H</sub>	007E52 <sub>H</sub>				
007A53 <sub>H</sub>	007C53 <sub>H</sub>	007E53 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A54 <sub>H</sub>	007C54 <sub>H</sub>	007E54 <sub>H</sub>	ID Register 13	IDR13	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A55 <sub>H</sub>	007C55 <sub>H</sub>	007E55 <sub>H</sub>				
007A56 <sub>H</sub>	007C56 <sub>H</sub>	007E56 <sub>H</sub>				
007A57 <sub>H</sub>	007C57 <sub>H</sub>	007E57 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A58 <sub>H</sub>	007C58 <sub>H</sub>	007E58 <sub>H</sub>	ID Register 14	IDR14	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A59 <sub>H</sub>	007C59 <sub>H</sub>	007E59 <sub>H</sub>				
007A5A <sub>H</sub>	007C5A <sub>H</sub>	007E5A <sub>H</sub>				
007A5B <sub>H</sub>	007C5B <sub>H</sub>	007E5B <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A5C <sub>H</sub>	007C5C <sub>H</sub>	007E5C <sub>H</sub>	ID Register 15	IDR15	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007A5D <sub>H</sub>	007C5D <sub>H</sub>	007E5D <sub>H</sub>				
007A5E <sub>H</sub>	007C5E <sub>H</sub>	007E5E <sub>H</sub>				
007A5F <sub>H</sub>	007C5F <sub>H</sub>	007E5F <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>

**■ List of Message Buffers (DLC Registers and Data Registers) (1)**

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007A60 <sub>H</sub>	007C60 <sub>H</sub>	007E60 <sub>H</sub>	DLC Register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007A61 <sub>H</sub>	007C61 <sub>H</sub>	007E61 <sub>H</sub>				
007A62 <sub>H</sub>	007C62 <sub>H</sub>	007E62 <sub>H</sub>				
007A63 <sub>H</sub>	007C63 <sub>H</sub>	007E63 <sub>H</sub>	DLC Register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007A64 <sub>H</sub>	007C64 <sub>H</sub>	007E64 <sub>H</sub>				
007A65 <sub>H</sub>	007C65 <sub>H</sub>	007E65 <sub>H</sub>				
007A66 <sub>H</sub>	007C66 <sub>H</sub>	007E66 <sub>H</sub>	DLC Register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007A67 <sub>H</sub>	007C67 <sub>H</sub>	007E67 <sub>H</sub>				
007A68 <sub>H</sub>	007C68 <sub>H</sub>	007E68 <sub>H</sub>				
007A69 <sub>H</sub>	007C69 <sub>H</sub>	007E69 <sub>H</sub>	DLC Register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007A6A <sub>H</sub>	007C6A <sub>H</sub>	007E6A <sub>H</sub>				
007A6B <sub>H</sub>	007C6B <sub>H</sub>	007E6B <sub>H</sub>				
007A6C <sub>H</sub>	007C6C <sub>H</sub>	007E6C <sub>H</sub>	DLC Register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007A6D <sub>H</sub>	007C6D <sub>H</sub>	007E6D <sub>H</sub>				
007A6E <sub>H</sub>	007C6E <sub>H</sub>	007E6E <sub>H</sub>				
007A6F <sub>H</sub>	007C6F <sub>H</sub>	007E6F <sub>H</sub>	DLC Register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007A70 <sub>H</sub>	007C70 <sub>H</sub>	007E70 <sub>H</sub>				
007A71 <sub>H</sub>	007C71 <sub>H</sub>	007E71 <sub>H</sub>				
007A72 <sub>H</sub>	007C72 <sub>H</sub>	007E72 <sub>H</sub>	DLC Register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007A73 <sub>H</sub>	007C73 <sub>H</sub>	007E73 <sub>H</sub>				
007A74 <sub>H</sub>	007C74 <sub>H</sub>	007E74 <sub>H</sub>				
007A75 <sub>H</sub>	007C75 <sub>H</sub>	007E75 <sub>H</sub>	DLC Register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007A76 <sub>H</sub>	007C76 <sub>H</sub>	007E76 <sub>H</sub>				
007A77 <sub>H</sub>	007C77 <sub>H</sub>	007E77 <sub>H</sub>				
007A78 <sub>H</sub>	007C78 <sub>H</sub>	007E78 <sub>H</sub>	DLC Register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007A79 <sub>H</sub>	007C79 <sub>H</sub>	007E79 <sub>H</sub>				
007A7A <sub>H</sub>	007C7A <sub>H</sub>	007E7A <sub>H</sub>				
007A7B <sub>H</sub>	007C7B <sub>H</sub>	007E7B <sub>H</sub>	DLC Register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007A7C <sub>H</sub>	007C7C <sub>H</sub>	007E7C <sub>H</sub>				
007A7D <sub>H</sub>	007C7D <sub>H</sub>	007E7D <sub>H</sub>				
007A7E <sub>H</sub>	007C7E <sub>H</sub>	007E7E <sub>H</sub>	DLC Register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007A7F <sub>H</sub>	007C7F <sub>H</sub>	007E7F <sub>H</sub>				
			DLC Register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
			DLC Register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
			DLC Register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
			DLC Register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
			DLC Register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>



**■ List of Message Buffers (DLC Registers and Data Registers) (2)**

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007A80 <sub>H</sub> to 007A87 <sub>H</sub>	007C80 <sub>H</sub> to 007C87 <sub>H</sub>	007E80 <sub>H</sub> to 007E87 <sub>H</sub>	Data Register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A88 <sub>H</sub> to 007A8F <sub>H</sub>	007C88 <sub>H</sub> to 007C8F <sub>H</sub>	007E88 <sub>H</sub> to 007E8F <sub>H</sub>	Data Register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A90 <sub>H</sub> to 007A97 <sub>H</sub>	007C90 <sub>H</sub> to 007C97 <sub>H</sub>	007E90 <sub>H</sub> to 007E97 <sub>H</sub>	Data Register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007A98 <sub>H</sub> to 007A9F <sub>H</sub>	007C98 <sub>H</sub> to 007C9F <sub>H</sub>	007E98 <sub>H</sub> to 007E9F <sub>H</sub>	Data Register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AA0 <sub>H</sub> to 007AA7 <sub>H</sub>	007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	007EA0 <sub>H</sub> to 007EA7 <sub>H</sub>	Data Register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AA8 <sub>H</sub> to 007AAF <sub>H</sub>	007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	007EA8 <sub>H</sub> to 007EAF <sub>H</sub>	Data Register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AB0 <sub>H</sub> to 007AB7 <sub>H</sub>	007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	007EB0 <sub>H</sub> to 007EB7 <sub>H</sub>	Data Register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AB8 <sub>H</sub> to 007ABF <sub>H</sub>	007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	007EB8 <sub>H</sub> to 007EBF <sub>H</sub>	Data Register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AC0 <sub>H</sub> to 007AC7 <sub>H</sub>	007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	007EC0 <sub>H</sub> to 007EC7 <sub>H</sub>	Data Register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AC8 <sub>H</sub> to 007ACF <sub>H</sub>	007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	007EC8 <sub>H</sub> to 007ECF <sub>H</sub>	Data Register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AD0 <sub>H</sub> to 007AD7 <sub>H</sub>	007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	007ED0 <sub>H</sub> to 007ED7 <sub>H</sub>	Data Register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AD8 <sub>H</sub> to 007ADF <sub>H</sub>	007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	007ED8 <sub>H</sub> to 007EDF <sub>H</sub>	Data Register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AE0 <sub>H</sub> to 007AE7 <sub>H</sub>	007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	007EE0 <sub>H</sub> to 007EE7 <sub>H</sub>	Data Register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AE8 <sub>H</sub> to 007AEF <sub>H</sub>	007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	007EE8 <sub>H</sub> to 007EEF <sub>H</sub>	Data Register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

**■ List of Message Buffers (DLC Registers and Data Registers) (3)**

Address			Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2				
007AF0 <sub>H</sub> to 007AF7 <sub>H</sub>	007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	007EF0 <sub>H</sub> to 007EF7 <sub>H</sub>	Data Register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007AF8 <sub>H</sub> to 007AFF <sub>H</sub>	007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	007EF8 <sub>H</sub> to 007EFF <sub>H</sub>	Data Register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

## 10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt Cause	EI <sup>2</sup> OS Support	DMA Channel Number	Interrupt Vector		Interrupt Control Register	
			Number	Address	Number	Address
Reset	N	—	#08	FFFFDC <sub>H</sub>	—	—
INT9 instruction	N	—	#09	FFFFD8 <sub>H</sub>	—	—
Exception	N	—	#10	FFFFD4 <sub>H</sub>	—	—
CAN0 RX	N	—	#11	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub>
CAN0 TX/NS	N	—	#12	FFFFCC <sub>H</sub>		
CAN1 RX/Input Capture 6	Y1	—	#13	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>
CAN1 TX/NS/Input Capture 7	Y1	—	#14	FFFFC4 <sub>H</sub>		
CAN2 RX / I <sup>2</sup> C0	N	—	#15	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub>
CAN2 TX / NS / Clock Calibration Unit	N	—	#16	FFFFBC <sub>H</sub>		
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub>
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 <sub>H</sub>		
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub>
16-bit Reload Timer 3	Y1	—	#20	FFFFAC <sub>H</sub>		
PPG0 / PPG1 / PPG4 / PPG5	N	—	#21	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub>
PPG2 / PPG3 / PPG6 / PPG7	N	—	#22	FFFFA4 <sub>H</sub>		
PPG8 / PPG9 / PPGC / PPGD	N	—	#23	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub>
PPGA / PPGB / PPGE / PPGF	N	—	#24	FFFF9C <sub>H</sub>		
Time Base Timer	N	—	#25	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub>
External Interrupt 0 to 3, 8 to 11	Y1	3	#26	FFFF94 <sub>H</sub>		
Watch Timer	N	—	#27	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub>
External Interrupt 4 to 7, 12 to 15	Y1	4	#28	FFFF8C <sub>H</sub>		
A/D Converter	Y1	5	#29	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub>
I/O Timer 0/1	N	—	#30	FFFF84 <sub>H</sub>		
Input Capture 4/5 / I <sup>2</sup> C1	Y1	6	#31	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub>
Output Compare 0/1/4/5	Y1	7	#32	FFFF7C <sub>H</sub>		
Input Capture 0 to 3	Y1	8	#33	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub>
Output Compare 2/3/6/7	Y1	9	#34	FFFF74 <sub>H</sub>		
UART0 RX	Y2	10	#35	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub>
UART0 TX	Y1	11	#36	FFFF6C <sub>H</sub>		
UART1 RX / UART3 RX / UART5 RX	Y2	12	#37	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub>
UART1 TX / UART3 TX / UART5 TX	Y1	13	#38	FFFF64 <sub>H</sub>		
UART2 RX / UART4 RX / UART6 RX	Y2	14	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
UART2 TX / UART4 TX / UART6 TX	Y1	15	#40	FFFF5C <sub>H</sub>		
Flash Memory	N	—	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed Interrupt	N	—	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

- Notes :
- The peripheral resources sharing the ICR register have the same interrupt level.
  - When two peripheral resources share the ICR register, only one can use Extended Intelligent I/O Service at a time.
  - When either of the two peripheral resources sharing the ICR register specifies Extended Intelligent I/O Service, the other one cannot use interrupts.

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *2
	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH$ , $AV_{CC} \geq AVRL$ , $AVRH \geq AVRL$
Input voltage*1	$V_I$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Output voltage*1	$V_O$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Maximum Clamp Current	$I_{CLAMP}$	-4.0	+4.0	mA	*5
Total Maximum Clamp Current	$\Sigma  I_{CLAMP} $	—	40	mA	*5
“L” level maximum output current	$I_{OL}$	—	15	mA	*4
“L” level average output current	$I_{OLAV}$	—	4	mA	*4
“L” level maximum overall output current	$\Sigma I_{OL}$	—	100	mA	*4
“L” level average overall output current	$\Sigma I_{OLAV}$	—	50	mA	*4
“H” level maximum output current	$I_{OH}$	—	-15	mA	*4
“H” level average output current	$I_{OHAV}$	—	-4	mA	*4
“H” level maximum overall output current	$\Sigma I_{OH}$	—	-100	mA	*4
“H” level average overall output current	$\Sigma I_{OHAV}$	—	-50	mA	*4
Power consumption	$P_D$	—	430	mW	
Operating temperature	$T_A$	-40	+105	°C	
		-40	+125	°C	*6
Storage temperature	$T_{STG}$	-55	+150	°C	

\*1: This parameter is based on  $V_{SS} = AV_{SS} = 0$  V

\*2: Set  $AV_{CC}$  and  $V_{CC}$  to the same voltage. Make sure that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.

\*3:  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3$  V.  $V_I$  should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.


\*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0, PA1

(Continued)

(Continued)

\*5: • Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47,  
P50 to P55, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA1

- Use within recommended operating conditions.
- Use with DC voltage (current)
- The +B signal should always be applied by using a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed the rated value, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Sample recommended circuits:




\*6 : If used exceeding  $T_A = + 105^{\circ}\text{C}$ , please consult with us due to the restricted reliability.  
It is ensured to write/erase data to the Flash memory between  $T_A = - 40^{\circ}\text{C}$  and  $+ 105^{\circ}\text{C}$ .

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

**11.2 Recommended Operating Conditions**
 $(V_{SS} = AV_{SS} = 0\text{ V})$ 

Parameter	Symbol	Condi-tions	Value			Unit	Remarks
			Min	Typ	Max		
Power supply voltage	$V_{CC}, AV_{CC}$	—	3.0	5.0	5.5	V	Under normal operation
			4.5	5.0	5.5	V	When External bus is used.
			3.0	—	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	$C_S$	—	0.1	—	1.0	$\mu\text{F}$	Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the $V_{CC}$ should be greater than this capacitor.
Operating tem-perature	$T_A$	—	-40	—	+105	$^{\circ}\text{C}$	CY90F952JDS, CY90F952MDS
			-40	—	+125		*

\* : If used exceeding  $T_A = +105^{\circ}\text{C}$ , please consult with us due to the restricted reliability.  
 It is ensured to write/erase data to the Flash memory between  $T_A = -40^{\circ}\text{C}$  and  $+105^{\circ}\text{C}$ .



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

**11.3 DC Characteristics**

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage (At $V_{CC} = 5V \pm 10\%$ )	$V_{IHS}$	—	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if CMOS hysteresis input levels are selected
	$V_{IHA}$	—	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if Automotive input levels are selected
	$V_{IHT}$	—	—	2.0	—	$V_{CC} + 0.3$	V	Port inputs if TTL input levels are selected
	$V_{IHS}$	P12, P15, P44 to P47, P50, P82, P85, P90, P94	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	Port inputs if CMOS hysteresis input levels are selected
	$V_{IHR}$	$\overline{RST}$	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	MD0 to MD2	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	MD input pins
Input L voltage (At $V_{CC} = 5V \pm 10\%$ )	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	Port inputs if CMOS hysteresis input levels are selected
	$V_{ILA}$	—	—	$V_{SS} - 0.3$	—	$0.5 V_{CC}$	V	Port inputs if Automotive input levels are selected
	$V_{ILT}$	—	—	$V_{SS} - 0.3$	—	0.8	V	Port inputs if TTL input levels are selected
	$V_{ILS}$	P12, P15, P44 to P47, P50, P82, P85, P90, P94	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	Port inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	$\overline{RST}$	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	MD0 to MD2	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	MD input pins
Output H voltage	$V_{OH}$	Normal outputs	$V_{CC} = 4.5V, I_{OH} = -4.0mA$	$V_{CC} - 0.5$	—	—	V	
Output H voltage	$V_{OHI}$	I <sup>2</sup> C outputs	$V_{CC} = 4.5V, I_{OH} = -3.0mA$	$V_{CC} - 0.5$	—	—	V	
Output L voltage	$V_{OL}$	Normal outputs	$V_{CC} = 4.5V, I_{OL} = 4.0mA$	—	—	0.4	V	
Output L voltage	$V_{OLI}$	I <sup>2</sup> C outputs	$V_{CC} = 4.5V, I_{OL} = 3.0mA$	—	—	0.4	V	
Input leak current	$I_{IL}$	—	$V_{CC} = 5.5V, V_{SS} < V_I < V_{CC}$	-1	—	+1	μA	
Pull-up resistance	$R_{UP}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, $\overline{RST}$	—	25	50	100	kΩ	
Pull-down resistance	$R_{DOWN}$	MD2	—	25	50	100	kΩ	Except Flash memory devices



Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At normal operation.	—	40	50	mA	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At writing Flash memory/erasing.	—	50	65	mA	CY90F952JDS, CY90F952MDS
	I <sub>CCS</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, In Sleep mode.	—	13	23	mA	
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 2 MHz, In Main Timer mode	—	0.4	1.0	mA	CY90F952JDS
				—	0.3	0.9		CY90F952MDS
	I <sub>CTSPLL</sub> <sub>6</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, In PLL Timer mode, external frequency = 4 MHz	—	4	7	mA	
	I <sub>CCL</sub>		V <sub>CC</sub> = 5.0 V Internal frequency : 12.5 kHz, In CR sub operation T <sub>A</sub> = +25°C	—	170	400	μA	CY90F952JDS
	I <sub>CCLS</sub>		V <sub>CC</sub> = 5.0 V Internal frequency : 12.5 kHz, In CR sub sleep T <sub>A</sub> = +25°C	—	130	250	μA	CY90F952JDS
	I <sub>CCT</sub>		V <sub>CC</sub> = 5.0 V Internal frequency : 12.5 kHz, In CR watch mode T <sub>A</sub> = +25°C	—	130	250	μA	CY90F952JDS
	I <sub>CCH</sub>		V <sub>CC</sub> = 5.0 V, In Stop mode, T <sub>A</sub> = +25°C	—	70	170	μA	CY90F952JDS
		—	25	100	CY90F952MDS			
Input capacitance	C <sub>IN</sub>	Other than C, AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, AVRL, V <sub>CC</sub> , V <sub>SS</sub>	—	5	15	pF		

\* : The power supply current is measured with an external clock.


11.4 AC Characteristics

11.4.1 Clock Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 32\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )


Parameter	Symbol	Pin Name	Condi-tions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	$f_C$	X0, X1	f	3	-	16	MHz	1/2 multiplied (PLL stopped) When using an oscillation circuit
				4		16		PLL multiplied by 1 When using an oscillation circuit
				4		16		PLL multiplied by 2 When using an oscillation circuit
				4		10		PLL multiplied by 3 When using an oscillation circuit
				4		8		PLL multiplied by 4 When using an oscillation circuit
				4		5		PLL multiplied by 6 When using an oscillation circuit
				4		4		PLL multiplied by 8 When using an oscillation circuit
Clock cycle time	$t_{CYL}$	X0, X1	-	62.5	-	333	ns	When using an oscillation circuit
Internal operating clock frequency (ma-chine clock)	$f_{CP}$	-	-	1.5	-	32	MHz	When using main clock
	$f_{CPL}$	-	-	10.625	12.5	14.375	kHz	When using CR clock
Internal operating clock cycle time (ma-chine clock)	$t_{CP}$	-	-	31.25	-	666	ns	When using main clock
	$t_{CPL}$	-	-	69.565	80	94.118	$\mu\text{s}$	When using CR clock
Internal CR oscillation frequency	$f_{CCR}$	-	-	85	100	115	kHz	When trimming with the clock calibration unit

- When oscillation circuit is used




Note: The amplitude of CY90V950AJAS and CY90V950AMAS are the same as  $V_{CC}$ .

• Guaranteed PLL operation range



Note: When the power supply voltage is lower than the setting voltage of low voltage detection, CY90F952JDS are reset.




\* : When using a crystal oscillator or ceramic oscillator, the maximum oscillation clock frequency is 16 MHz

11.4.2 Reset Standby Input


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	—	500	—	ns	Under normal operation
				Oscillation time of oscillator* + 100 $\mu$ s	—	$\mu$ s	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
				100	—	$\mu$ s	In Time Base Timer mode

\* : The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred  $\mu$ s and several ms, and for an external clock, the time is 0 ms.




11.4.3 Power On Reset

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power off time	$t_{OFF}$	$V_{CC}$	—	1	—	ms	Due to repetitive operation




Note: If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you startup smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



11.4.4 Clock Output Timing

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	$t_{cp}^*$	—	ns	
CLK $\uparrow \rightarrow$ CLK $\downarrow$	$t_{CHCL}$	CLK	—	$t_{cp}^* / 2 - 15$	$t_{cp}^* / 2 + 15$	ns	$f_{CP} = 25 \text{ MHz}$
				$t_{cp}^* / 2 - 20$	$t_{cp}^* / 2 + 20$	ns	$f_{CP} = 16 \text{ MHz}$


\* :  $t_{cp}$  is the Internal clock cycle time. Refer to “ (1) Clock Timing”.



## 11.4.5 Bus Timing (Read)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	-	$tcp^*/2 - 15$	-	ns	16MHz < fcp ≤ 25 MHz
				$tcp^*/2 - 20$	-	ns	8 MHz < fcp ≤ 16 MHz
				$tcp^*/2 - 35$	-	ns	fcp ≤ 8 MHz
Valid address → ALE ↓ time	$t_{AVLL}$	Address, ALE	-	$tcp^*/2 - 17$	-	ns	
				$tcp^*/2 - 40$	-	ns	fcp ≤ 8 MHz
ALE ↓ → Address valid time	$t_{LLAX}$	ALE, Address	-	$tcp^*/2 - 15$	-	ns	
Valid address → RD ↓ time	$t_{AVRL}$	$\overline{RD}$ , Address	-	$tcp^* - 25$	-	ns	
Valid address → Valid data input	$t_{AVDV}$	Address/ Data	-	-	$tcp^*/2 - 55$	ns	
				-	$tcp^*/2 - 80$	ns	fcp ≤ 8 MHz
$\overline{RD}$ pulse width	$t_{RLRH}$	$\overline{RD}$	-	$3 tcp^*/2 - 25$	-	ns	16 MHz < fcp ≤ 25 MHz
				$3 tcp^*/2 - 20$	-	ns	8 MHz < fcp ≤ 16 MHz
$\overline{RD}$ ↓ → Valid data input	$t_{RLDV}$	$\overline{RD}$ , Data	-		$3 tcp^*/2 - 55$	ns	
					$3 tcp^*/2 - 80$	ns	fcp ≤ 8 MHz
$\overline{RD}$ ↑ → Data hold time	$t_{RHDX}$	$\overline{RD}$ , Data	-	0	-	ns	
$\overline{RD}$ ↓ → ALE ↑ time	$t_{RHLH}$	$\overline{RD}$ , ALE	-	$tcp^*/2 - 15$	-	ns	
$\overline{RD}$ ↑ → Address valid time	$t_{RHAX}$	Address, $\overline{RD}$	-	$tcp^*/2 - 10$	-	ns	
Valid address → CLK ↑ time	$t_{AVCH}$	Address, CLK	-	$tcp^*/2 - 17$	-	ns	
$\overline{RD}$ ↓ → CLK ↑ time	$t_{RLCH}$	$\overline{RD}$ , CLK	-	$tcp^*/2 - 17$	-	ns	
ALE ↓ → $\overline{RD}$ ↓ time	$t_{LLRL}$	$\overline{RD}$ , ALE	-	$tcp^*/2 - 15$	-	ns	

\* : tcp is the Internal cycle time. Refer to "Clock Timing".




## 11.4.6 Bus Timing (Write)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Valid address → WR ↓ time	$t_{AVWL}$	Address, WR	—	$tcp^* - 15$	—	ns	
WR pulse width	$t_{WLWH}$	WR, WRH	—	$3 tcp^* / 2 - 25$	—	ns	16 MHz < fcp ≤ 25 MHz
				$3 tcp^* / 2 - 20$	—	ns	8 MHz < fcp ≤ 16 MHz
Valid data output → WR ↑ time	$t_{DVWH}$	Data, WR	—	$3 tcp^* / 2 - 15$	—	ns	
WR ↑ → Data hold time	$t_{WHDX}$	WR, Data	—	10	—	ns	16 MHz < fcp ≤ 25 MHz
				20	—	ns	8 MHz < fcp ≤ 16 MHz
				30	—	ns	fcp ≤ 8 MHz
WR ↑ → A ddress valid time	$t_{WHAX}$	WR, Address	—	$tcp^* / 2 - 10$	—	ns	
WR ↑ → ALE ↑ time	$t_{WHLH}$	WR, ALE	—	$tcp^* / 2 - 15$	—	ns	
WR ↓ → CLK ↑ time	$t_{WLCH}$	WR, CLK	—	$tcp^* / 2 - 17$	—	ns	

\*: tcp is the Internal operating clock cycle time. Refer to “Clock Timing”.






11.4.7 Ready Input Timing

Parameter	Symbol	Pin Name	Test Condition	Rated Value		Unit	Remarks
				Min	Max		
RDY setup time	$t_{RYHS}$	RDY	—	35	—	ns	$f_{CP} = 8 \text{ MHz}$
				70	—	ns	
RDY hold time	$t_{RYHH}$	RDY	—	0	—	ns	

Note : If the RDY setup time is insufficient, use the auto-ready function.




11.4.8 Hold Timing

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Pin floating → $\overline{\text{HAK}} \downarrow$ time	$t_{\text{XHAL}}$	$\overline{\text{HAK}}$	—	30	$t_{\text{CP}}^*$	ns
$\overline{\text{HAK}} \downarrow \rightarrow$ time → Pin valid time	$t_{\text{HAHV}}$	$\overline{\text{HAK}}$	—	$t_{\text{CP}}^*$	$2 t_{\text{CP}}^*$	ns

\* :  $t_{\text{CP}}$  is the Internal operating clock cycle time. Refer to “Clock Timing”.

Note : There is more than 1 cycle from when HRQ reads in until the  $\overline{\text{HAK}}$  is changed.





11.4.9 UART

■ ESCR : SCES = 0, ECCR : SCDE = 0

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80 \text{ pF} + 1 \text{ TTL.}$	$5 \text{ tcp}^*$	–	ns
SCK $\downarrow \rightarrow$ SOT delay time	$t_{SLOVI}$		– 50	+ 50	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	$t_{IVSHI}$		$\text{tcp}^* + 80$	–	ns
SCK $\uparrow \rightarrow$ SIN hold time	$t_{SHIXI}$		0	–	ns
Serial clock “H” pulse width	$t_{SLSH}$	External shift clock operation $C_L = 80 \text{ pF} + 1 \text{ TTL.}$	$3 \text{ tcp}^* - t_R$	–	ns
Serial clock “L” pulse width	$t_{SHSL}$		$\text{tcp}^* + 10$	–	ns
SCK $\downarrow \rightarrow$ SOT delay time	$t_{SLOVE}$		–	$2 \text{ tcp}^* + 60$	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	$t_{IVSHE}$		30	–	ns
SCK $\uparrow \rightarrow$ SIN hold time	$t_{SHIXE}$		$\text{tcp}^* + 30$	–	ns
SCK fall time	$t_F$		–	10	ns
SCK rise time	$t_R$		–	10	ns

\*: tcp indicates the machine clock time







■ ESCR : SCES = 1, ECCR : SCDE = 0

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80 \text{ pF} + 1 \text{ TTL.}$	5 tcp*	-	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVI}$		- 50	+ 50	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLI}$		tcp* + 80	-	ns
SCK $\downarrow$ $\rightarrow$ SIN hold time	$t_{SLIXI}$		0	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	External shift clock operation $C_L = 80 \text{ pF} + 1 \text{ TTL.}$	$3 \text{ tcp}^* - t_R$	-	ns
Serial clock "L" pulse width	$t_{SLSH}$		tcp* + 10	-	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVE}$		-	$2 \text{ tcp}^* + 60$	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLE}$		30	-	ns
SCK $\downarrow$ $\rightarrow$ SIN hold time	$t_{SLIXE}$		tcp* + 30	-	ns
SCK fall time	$t_F$		-	10	ns
SCK rise time	$t_R$	-	10	ns	

\*: tcp indicates the machine clock time






■ ESCR : SCES = 0, ECCR : SCDE = 1

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80 \text{ pF} + 1$ TTL.	$5 \text{ tcp}^*$	–	ns
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVI}$		– 50	+ 50	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLI}$		$\text{tcp}^* + 80$	–	ns
SCK $\downarrow \rightarrow$ SIN hold time	$t_{SLIXI}$		0	–	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$		$3 \text{ tcp}^* - 70$	–	ns

\*: tcp indicates the machine clock time






■ ESCR : SCES = 1, ECCR : SCDE = 1


Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal clock operation $C_L = 80 \text{ pF} + 1 \text{ TTL}$ .	$5 t_{cp}^*$	-	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$		- 50	+ 50	ns
SIN → SCK ↑ setup time	$t_{IVSHI}$		$t_{cp}^* + 80$	-	ns
SCK ↑ → SIN hold time	$t_{SHIXI}$		0	-	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$		$3 t_{cp}^* - 70$	-	ns

\*:  $t_{cp}$  indicates the machine clock time




11.4.10 rigger Input Timing

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT0 to INT15, INT8R to INT15R, ADTG	-	$5 t_{CP}$	-	ns




11.4.11 Timer Related Resource Input Timing

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$	TIN0 to TIN3, IN0 to IN7	-	4 $t_{CP}$	-	ns
	$t_{TIWL}$					



11.4.12 Timer Related Resource Output Timing


Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
CLK $\uparrow$ $\rightarrow$ $T_{OUT}$ change time	$t_{TO}$	TOT0 to TOT3, PPG0 to PPGF	-	30	-	ns



11.4.13 Low voltage detection

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage initial value	$V_{DL}$	$V_{CC}$	—	3.8	4.0	4.2	V	During voltage drop
Hysteresis width	$V_{HYS}$	$V_{CC}$	—	169	173	177	mV	During voltage rise
Power supply voltage change rate	$dV/dt$	$V_{CC}$	—	- 0.1	—	+ 0.1	$V/\mu s$	$dV/dt$ at low voltage reset
				- 0.004	—	+ 0.004	$V/\mu s$	$dV/dt$ at standard value of low voltage detection/release voltage
Detection delay time	$t_d$	—	—	—	—	3.2	$\mu s$	When $ dV/dt  \leq 0.004 V/\mu s$

Note: The power supply voltage change rate is at  $0.004 V/\mu s < |dV/dt| < 0.1 V/\mu s$ , a reset may be generated or released after the power supply voltage is passed the detection voltage range.



11.4.14 I<sup>2</sup>C Timing


Parameter	Symbol	Conditions	Standard-mode		Fast-mode* <sup>1</sup>		Unit
			Min	Max	Min	Max	
SCL clock frequency	f <sub>SCL</sub>	R = 1.7 kΩ, C = 50 pF* <sup>2</sup>	0	100	0	400	kHz
Hold time (repeated) START condition SDA ↓ → SCL ↓	t <sub>HDSTA</sub>		4.0	–	0.6	–	μs
"L" width of the SCL clock	t <sub>LOW</sub>		4.7	–	1.3	–	μs
"H" width of the SCL clock	t <sub>HIGH</sub>		4.0	–	0.6	–	μs
Set-up time (repeated) START condition SCL ↑ → SDA ↓	t <sub>SUSTA</sub>		4.7	–	0.6	–	μs
Data hold time SCL ↓ → SDA ↓ ↑	t <sub>HDDAT</sub>		0	3.45* <sup>3</sup>	0	0.9* <sup>4</sup>	μs
Data set-up time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		250	–	100	–	ns
Set-up time for STOP condition SCL ↑ → SDA ↑	t <sub>SUSTO</sub>		4.0	–	0.6	–	μs
Bus free time between a STOP and START condition	t <sub>BUS</sub>		4.7	–	1.3	–	μs

\*1: For use at over 100 kHz, set the machine clock to at least 6 MHz.

\*2: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.


\*3: The maximum t<sub>HDDAT</sub> meets the requirement that it does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*4: A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met.



11.4.15 CAN PLL cycle jitter

Parameter	Symbol	Pin Name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
CAN PLL cycle jitter (When locked)	$t_{PJ}$	-	-	- 10	-	+ 10	ns	$F_{CP} =$ 16 MHz (4 MHz×multiplied by 4) 24 MHz (4 MHz×multiplied by 6) 32 MHz (4 MHz×multiplied by 8)



**11.5 A/D Converter**

 (3.0 V ≤ AVR<sub>H</sub> – AVR<sub>L</sub>)


Parameter	Symbol	Pin Name	Condi-tions	Value			Unit	Remarks
				Min	Typ	Max		
Resolution	—	—	—	—	—	10	bit	
Total error	—	—	—	—	—	±3.0	LSB	
Nonlinearity error	—	—	—	—	—	±2.5	LSB	
Differential nonlinearity error	—	—	—	—	—	±1.9	LSB	
Zero reading voltage	V <sub>OT</sub>	AN0 to AN23	—	AVR <sub>L</sub> – 1.5 LSB	AVR <sub>L</sub> + 0.5 LSB	AVR <sub>L</sub> + 2.5 LSB	V	
Full scale reading voltage	V <sub>FST</sub>	AN0 to AN23	—	AVR <sub>H</sub> – 3.5 LSB	AVR <sub>H</sub> – 1.5 LSB	AVR <sub>H</sub> + 0.5 LSB	V	
Compare time	—	—	—	0.66	—	16500	μs	4.5 V ≤ AV <sub>CC</sub> ≤ 5.5 V
				2.2				3.0 V ≤ AV <sub>CC</sub> < 4.5 V
Sampling time	—	—	—	0.4	—	×	μs	4.5 V ≤ AV <sub>CC</sub> ≤ 5.5 V
				1.0				3.0 V ≤ AV <sub>CC</sub> < 4.5 V
Analog port input current	I <sub>AIN</sub>	AN0 to AN23	—	–0.3	—	+0.3	μA	
Analog input voltage range	V <sub>AIN</sub>	AN0 to AN23	—	AVR <sub>L</sub>	—	AVR <sub>H</sub>	V	
Reference voltage range	—	AVR <sub>H</sub>	—	AVR <sub>L</sub> + 2.7	—	AV <sub>CC</sub>	V	
	—	AVR <sub>L</sub>	—	0	—	AVR <sub>H</sub> – 2.7	V	
Power supply current	I <sub>A</sub>	AV <sub>CC</sub>	—	—	3.5	7.5	mA	
	I <sub>AH</sub>	AV <sub>CC</sub>	—	—	—	5	μA	*
Reference voltage current	I <sub>R</sub>	AVR <sub>H</sub>	—	—	600	900	μA	
	I <sub>RH</sub>	AVR <sub>H</sub>	—	—	—	5	μA	*
Offset between input channels	—	AN0 to AN23	—	—	—	4	LSB	

\*: If the A/D convertor is not operating, a current when CPU is stopped is applicable (V<sub>CC</sub> = AV<sub>CC</sub> = AVR<sub>H</sub> = 5.0 V) .

Note: The accuracy gets worse as |AVR<sub>H</sub> – AVR<sub>L</sub>| becomes smaller.

**11.6 Definition of A/D Converter Terms**

- Resolution : Analog variation that is recognized by the A/D converter.
- Non linearity error : The deviation between the actual conversion characteristics and a line that joins the zero-transition line ( “00 0000 0000” ← → “00 0000 0001” ) to the full-scale transition line ( “11 1111 1110” ← → “11 1111 1111” ).
- Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error : Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error, and linear error.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal value)} = \frac{AVRH - AVRL}{1024} \text{ [V]}$$

N : Value of the digital output from the A/D converter


$V_{OT}$  (Ideal value) =  $AVRL + 0.5 \text{ LSB}$  [V]

$V_{FST}$  (Ideal value) =  $AVRH - 1.5 \text{ LSB}$  [V]

$V_{NT}$  : A voltage at which the digital output transitions from  $(N - 1)_H$  to  $N_H$ .

(Continued)

(Continued)





**11.7 Notes on A/D Converter Section**


Use the device with external circuits of the following output impedance for analog inputs :

Recommended output impedance of external circuits are : Approx. 4.2 kΩ or lower ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ ,  
sampling period = 0.4 μs)

If an external capacitor is used, in consideration of the capacitive voltage dividing effect between the external capacitor and the internal on-chip capacitor, it is recommended that the capacitance of the external capacitor be several thousand times greater than the capacitance of the internal capacitor.

If the output impedance of the external circuit is too high, a sampling period for an analog voltage may be insufficient.

• Analog input circuit model




CY90F952JDS/F952MDS	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V} : R = 4.1\text{ k}\Omega, C = 8.5\text{ pF}$
	$3.0\text{ V} \leq AV_{CC} < 4.5\text{ V} : R = 10.33\text{ k}\Omega, C = 8.5\text{ pF}$
CY90V950AJAS/V950AMAS	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V} : R = 2.52\text{ k}\Omega, C = 10.7\text{ pF}$

Note : Use the values in the figure only as a guideline.


- The relationship between external impedance and minimum sampling time

- At  $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




	Minimum sampling time [μs] ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ )		
External impedance [kΩ]	5	10	50
CY90F952MDS, CY90F952JDS	0.54	0.84	3.22
CY90V950AJAS, CY90V950AMAS	0.56	0.94	3.93


- At  $3.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$

(CY90V950 is at  $4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$ )

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)



	Minimum sampling time [μs] ( $3.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$ )		
External impedance [kΩ]	5	10	50
CY90F952MDS, CY90F952JDS	0.91	1.21	3.59
CY90V950AJAS, CY90V950AMAS	1.39	1.77	4.76

**•About errors**

As  $|AVR - AV_{SS}|$  becomes smaller, values of relative errors grow larger.

**11.8 Flash Memory Program/Erase Characteristics**

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	—	—	0.9	3.6	s	Excludes programming prior to erasure
Chip erase time		—	7.2	28.8	s	Main Flash
		—	3.6	14.4	s	Satellite Flash
Word (16-bit width) programming time		—	15	240	μs	Except for the overhead time of the system
Word (16-bit width) programming time		—	23	370	μs	Except for the overhead time of the system
Program/Erase cycle	$T_A > +85\text{ °C}$	10000	—	—	cycle	
	$T_A \leq +85\text{ °C}$	100000	—	—	cycle	
Flash Data Retention Time	Average $T_A = +85\text{ °C}$	20	—	—	year	*

\* : The value was converted into the normalized temperature at +85°C from the results of evaluating the reliability of the technology.

**11.9 D/A Converter**


Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Resolution	—	—	—	—	8	—	bit	
Non linearity error	—	—	—	-0.5	—	+0.5	LSB	
Conversion time	—	—	—	0.773	0.787	1.078	μs	$C_L = 20\text{ pF}$
			—	2.490	2.535	3.474		$C_L = 100\text{ pF}$
Output impedance	$R_O$	DA0, DA1	—	3.19	3.50	4.80	kΩ	
Power supply current	$I_A$	$AV_{CC}$	—	—	476	920	μA	
	$I_{AH}$	$AV_{CC}$	—	—	—	5	μA	

## 12. Ordering Information

Part number	Package	Remarks
CY90F952JDSPMC-GS-UJE1	100-pin plastic LQFP (LQI100)	

### 13. Package Dimensions

Package Type	Package Code
LQFP 100	LQI100



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.15	—	0.27
c	0.09	—	0.20
D	16.00 BSC		
D1	14.00 BSC		
e	0.50 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70


NOTES :

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11500 \*A

PACKAGE OUTLINE, 100 LEAD LQFP  
14.0X14.0X1.7 MM LQI100 REV\*A

Package Type	Package Code
QFP 100	PQH100 *



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	3.35
A1	0.05	—	0.45
b	0.27	0.32	0.37
c	0.11	—	0.23
D	23.90 BSC		
D1	20.00 BSC		
e	0.65 BSC		
E	17.90 BSC		
E1	14.00 BSC		
$\theta$	0°	—	8°
L	0.73	0.88	1.03
L1	1.95 REF		
L2	0.25 BSC		

**NOTES**

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-15156 \*\*

\*: Only for support

 PACKAGE OUTLINE, 100 LEAD QFP  
 20.00X14.00X3.35 MM PQH100 REV\*\*

## 14. Major Changes

Spanсион Publication Number: DS07-13752-4E

Page	Section	Change Results
-	-	Changed the part number; MB90V950MAS→MB90V950AMAS MB90V950JAS→MB90V950AJAS
74	Electrical Characteristics AC Characteristics	Added the item "(15) CAN PLL cycle jitter".
Rev.*B		
-	Marketing Part Numbers changed from an MB prefix to a CY prefix.	
6, 7, 15, 81, 82, 83	2.Pin Assignments 3.Pin Description 12.Ordering Information 13.Package Dimensions	Package description modified to JEDEC description. FPT-100P-M06 → PQH100 FPT-100P-M20 → LQI100
81	12.Ordering Information	Revised Marketing Part Numbers as follows:  Before) MB90F952JDSPF MB90F952MDSPF MB90F952JDSPFV MB90F952MDSPFV MB90V950AMASCR-ES MB90V950AJASCR-ES  After) CY90F952JDSPMC-GS-UJE1
Rev.*C		
1	-	Company name changed Fujitsu to Cypress.

**NOTE:** Please see "Document History" about later revised information.

**Document History**

Document Title: CY90F952JDS/F952MDS, CY90V950AJAS/V950AMAS F <sup>2</sup> MC-16LX CY90950 Series 16-bit Microcontrollers				
Document Number: 002-04500				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	06/29/2009	Migrated to Cypress and assigned document number 002-04500. No change to document contents or format.
*A	5209387	AKIH	04/13/2016	Updated to Cypress template
*B	6013526	KUME	01/05/2018	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 2.Pin Assignments 3.Pin Description 12.Ordering Information 13.Package Dimension For details, please see 14.Major Changes.
*C	6129329	GSHI	04/10/2018	Company name changed Fujitsu to Cypress.



## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.