

MOSFET - Power, Single N-Channel 100 V, 1.7 mΩ, 267 A

NTMTSC1D6N10MC

Features

- Small Footprint (8x8 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- New Power 88 Dual Cool Package
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	100	٧
Gate-to-Source Voltage			V _{GS}	±20	٧
Continuous Drain		T _C = 25°C	I _D	267	Α
Current R _{θJC} (Notes 1, 3)	Steady	T _C = 100°C		189	
Power Dissipation	State	T _C = 25°C	P_{D}	291	W
R _{θJC} (Note 1)		T _C = 100°C	1	145	
Continuous Drain		T _A = 25°C	I _D	30	Α
Current R _{0JA} (Notes 1, 2, 3)	Steady	T _A = 100°C		21	
Power Dissipation	State	T _A = 25°C	P_{D}	3.9	W
R _{θJA} (Notes 1, 2)		T _A = 100°C	1	1.9	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	900	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +175	°C	
Source Current (Body Diode)		I _S	243	Α	
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 22.3 A)		E _{AS}	1550	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Bottom - Steady State	$R_{\theta JCB}$	0.5	°C/W
Junction-to-Case - Top - Steady State	$R_{\theta JCT}$	0.8	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	38	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

1

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	1.7 mΩ @ 10 V	267 A




N-CHANNEL MOSFET



TDFNW8 CASE 507AS

MARKING DIAGRAM



1D6N10M = Specific Device Code

A = Assembly Location
WL = Wafer Lot Code
Y = Year Code
W = Work Week Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	250 μΑ	100			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				64.5		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25 °C			5		
		V _{DS} = 100 V	T _J = 125°C			10	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	s = 20 V			100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = I_{DS}$	= 650 μΑ	2.0		4.0	V	
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-10		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 90 A		1.42	1.7	0	
		V _{GS} = 6 V	I _D = 58 A			4.3	mΩ	
Forward Transconductance	9FS	V _{DS} =5 V, I _D =	= 100 A		233		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE							
Input Capacitance	C _{ISS}			7630		pF		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 100 KH	V _{GS} = 0 V, f = 100 KHz, V _{DS} = 50 V		4260			
Reverse Transfer Capacitance	C _{RSS}				80			
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 116 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 50 \text{ V}; I_D = 116 \text{ A}$			106		nC	
Threshold Gate Charge	Q _{G(TH)}				20			
Gate-to-Source Charge	Q_{GS}				35			
Gate-to-Drain Charge	Q_{GD}				22			
Plateau Voltage	V_{GP}				5		V	
SWITCHING CHARACTERISTICS (Note 5	5)							
Turn-On Delay Time	t _{d(ON)}				34			
Rise Time	t _r	V _{GS} = 10 V. V _{DS}	s = 50 V.		24		ns	
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 10 \text{ V}, V_{DS}$ $I_{D} = 116 \text{ A}, R_{C}$	$G = 6 \Omega$		69			
Fall Time	t _f	1			29			
DRAIN-SOURCE DIODE CHARACTERIS	STICS				•	•	•	
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V.	T _J = 25°C		0.83	1.2		
		$V_{GS} = 0 \text{ V},$ $I_{S} = 90 \text{ A}$	T _J = 125°C		0.7		٧	
Reverse Recovery Time	t _{RR}		•		54			
Charge Time	t _a	V _{GS} = 0 V, dIS/dt = 100 A/μs, I _S = 58 A			26		ns	
Discharge Time	t _b				28			
Reverse Recovery Charge	Q _{RR}				52		nC	
Reverse Recovery Time	t _{RR}				43			
Charge Time	t _a	$V_{GS} = 0 \text{ V, dIS/dt} = 1000 \text{ A/}\mu\text{s,}$ $I_{S} = 58 \text{ A}$			23		ns	
Discharge Time	t _b				19		1	
Reverse Recovery Charge	Q _{RR}				385		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Figure 7. Capacitance Variation






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS






Figure 13. Junction-to-Ambient Transient Thermal Response

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTMTSC1D6N10MCTXG	1D6N10M	POWER 88 Dual Cool (Pb-Free)	3,000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





RECOMMENDED LAND PATTERN

(For additional information on our Pb-free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.)

GENERIC MARKING DIAGRAM* NON-MARKABLE EXPOSED METAL AREA XXXXXXX AWLYW

XXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot Code Y = Year Code

W = Work Week Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

MIN. 0.82	NOM.	MAX.		
		MAX		
	0.92	1.02		
0.00		0.05		
0.90	1.00	1.10		
0.35	0.45	0.55		
0.23	0.28	0.33		
8.20	8.30	8.40		
7.90	8.00	8.10		
6.80	6.90	7.00		
6.90	7.00	7.10		
5.52	5.67	5.82		
1.16 REF				
8.30	8.40	8.50		
7.80	7.90	8.00		
5.24	5.34	5.44		
0.25	0.35	0.45		
6.08	6.23	6.38		
	1.13 RE	F		
	2.00 BS	С		
1.00 BSC				
2.70 BSC				
1.35 BSC				
1.50 1.57 1.70				
0.64	0.74	0.84		
0.67	0.77	0.87		
0°		12°		
	0.90 0.35 0.23 8.20 7.90 6.80 6.90 5.52 8.30 7.80 5.24 0.25 6.08	0.90 1.00 0.35 0.45 0.23 0.28 8.20 8.30 7.90 8.00 6.80 6.90 6.90 7.00 5.52 5.67 1.16 RE 8.30 8.40 7.80 7.90 5.24 5.34 0.25 0.35 6.08 6.23 1.13 RE 2.00 BS 2.70 BS 1.35 BS 1.50 1.57 0.64 0.74 0.67 0.77		

DOCUMENT NUMBER:	98AON95716G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TDFNW8 8.3x8.4, 2P, DUAL COOL, OPTION 3		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales