LDO Regulator - Very Low I_q, Reset, Early Warning 150 mA

The NCV8669 is 150 mA LDO regulator with integrated reset and early warning functions dedicated for microprocessor applications. Its robustness allows NCV8669 to be used in severe automotive environments. The NCV8669 utilizes precise 1 M Ω internal resistor divider for Early Warning function which significantly reduces overall application quiescent current and number of external components. Very low quiescent current as low as 42 μ A typical for NCV8669 makes it suitable for applications permanently connected to battery requiring very low quiescent current with or without load. The NCV8669 contains protection functions as current limit and thermal shutdown.


Features

- Output Voltage Options: 5 V
- Output Voltage Accuracy: ±2 %
- Output Current up to 150 mA
- Very Low Quiescent Current: Typ 42 μA (Including Internal Early Warning Resistor Divider Current)
- Very Low Dropout Voltage
- Early Warning Threshold Accuracy: ±10% Over Temperature Range (Using R_{SI ext} External Resistor with ±1% 100 ppm/°C)
- Microprocessor Compatible Control Functions:
 - Reset with Adjustable Power-on Delay
 - Early Warning
- Wide input voltage operation range: up to 40 V
- Protection Features:
 - Current Limitation
 - Thermal Shutdown
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com



ORDERING INFORMATION

See detailed ordering and shipping information in the dimensions section on page 13 of this data sheet.

Typical Applications

- Body Control Module
- Instruments and Clusters
- Occupant Protection and Comfort
- Powertrain







Figure 1. Application Circuit









PIN FUNCTION DESCRIPTION

Pin No. SO-14	Pin Name	Description
1	NC	Not Connected.
2	DT	Reset Delay Time Select. Short to GND or connect to Vout to select time.
3, 4, 5, 6, 10, 11, 12	GND	Power Supply Ground.
7	RO	Reset Output. 30 k Ω internal Pull–Up resistor connected to V _{out} . RO goes Low when V _{out} drops by more than 7% (typ.) from its nominal value.
8	SO	Early Warning Output. 30 k Ω internal Pull–Up resistor connected to V _{out} . It can be used to provide early warning of an impending reset condition. Leave open if not used.
9	V _{out}	Regulated Output Voltage. Connect 2.2 μF capacitor with ESR < 100 Ω to ground.
13	V _{in}	Positive Power Supply Input. Connect 0.1 μ F capacitor to ground.
14	SI	Early Warning Adjust Input; connect R _{SI ext} against GND to adjust Input Voltage Early Warning Threshold or leave unconnected. See Electrical Characteristics Table and Application Information sections for more information.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage DC (Note 1) DC Transient, t < 100 ms	V _{in}	-0.3 -	40 45	V
Input Current	l _{in}	-5	-	mA
Output Voltage (Note 2)	V _{out}	-0.3	5.5	V
Output Current	l _{out}	-3	Current Limited	mA
Sense Input Voltage DC DC Transient, t < 100 ms	V _{SI}	-0.3 -	40 45	V
Sense Input Current Range	I _{SI}	-1	1	mA
DT (Reset Delay Time Select) Voltage	V _{DT}	-0.3	5.5	V
DT (Reset Delay Time Select) Current	I _{DT}	-1	1	mA
Reset Output Voltage	V _{RO}	-0.3	5.5	V
Reset Output Current	I _{RO}	-3	3	mA
Sense Output Voltage	V _{SO}	-0.3	5.5	V
Sense Output Current	I _{SO}	-3	3	mA
Junction Temperature	TJ	-40	150	°C
Storage Temperature	T _{STG}	-55	150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELÉCTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

2. 5.5 or (V_{in} + 0.3 V), whichever is lower

ESD CAPABILITY (Note 3)

Rating	Symbol	Min	Мах	Unit
ESD Capability, Human Body Model	ESD _{HBM}	-2	2	kV
ESD Capability, Machine Model	ESD _{MM}	-200	200	V
ESD Capability, Charged Device Model	ESD _{CDM}	-1	1	kV

3. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101)

LEAD SOLDERING TEMPERATURE AND MSL (Note 4)

Rating	Symbol	Min	Мах	Unit
Moisture Sensitivity Level	MSL	1		-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions	T _{SLD}	-	265 peak	°C

4. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

THERMAL CHARACTERISTICS (Note 5)

Rating	Symbol	Value	Unit
Thermal Characteristics Thermal Resistance, Junction-to-Air (Note 6) Thermal Reference, Junction-to-Lead (Note 6)	R _{θJA} R _{ψJL}	94 18	°C/W

5. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

6. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

OPERATING RANGES (Note 7)

Rating	Symbol	Min	Мах	Unit
Input Voltage (Note 7)	V _{in}	5.5	40	V
Junction Temperature	TJ	-40	150	°C

7. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

8. Minimum V_{in} = 5.5 V or (V_{out} + V_{DO}), whichever is higher.

ELECTRICAL CHARACTERISTICS V_{in} = 13.2 V, V_{DT} = GND, R_{SI_ext} not used, C_{in} = 0.1 μ F, C_{out} = 2.2 μ F, for typical values T_J = 25°C, for min/max values T_J = -40°C to 150°C; unless otherwise noted. (Notes 9 and 10)

Parameter	Test Conditions	Symbol	Min	Тур	Мах	Unit
REGULATOR OUTPUT		•	•		•	-
Output Voltage (Accuracy %)	V_{in} = 5.6 V to 40 V, I_{out} = 0.1 mA to 100 mA V _{in} = 5.8 V to 16 V, I_{out} = 0.1 mA to 150 mA	V _{out}	4.9 4.9 (-2%)	5.0 5.0	5.1 5.1 (+2%)	V
Output Voltage (Accuracy %)	T_J = -40 °C to 125 °C V _{in} = 5.8 V to 28 V, I _{out} = 0 mA to 150 mA	V _{out}	4.9 (-2%)	5.0	5.1 (+2%)	V
Line Regulation	$V_{in} = 6 V$ to 28 V, $I_{out} = 5 mA$	Reg _{line}	-20	0	20	mV
Load Regulation	I _{out} = 0.1 mA to 150 mA	Reg _{load}	-40	10	40	mV
Dropout Voltage (Note 11)	l _{out} = 100 mA l _{out} = 150 mA	V _{DO}		225 300	450 600	mV
Output Capacitor for Stability (Note 12)	I _{out} = 0 mA to 150 mA	C _{out} ESR	2.2 0.01	_	100 100	μF Ω
QUIESCENT CURRENT						
Quiescent Current, $I_q = I_{in} - I_{out}$ (Note 13)	I _{out} = 0.1 mA, T _J = 25°C I _{out} = 0.1 mA to 150 mA, T _J ≤ 125°C	lq	-	42	49 50	μΑ
CURRENT LIMIT PROTECTION						
Current Limit	$V_{out} = 0.96 \times V_{out_nom}$	I _{LIM}	205	-	525	mA
Short Circuit Current Limit	V _{out} = 0 V	I _{SC}	205	_	525	mA
PSRR						
Power Supply Ripple Rejection (Note 12)	f = 100 Hz, 0.5 V _{pp}	PSRR	-	60	-	dB
DT (Reset Delay Time Select)						
DT Threshold Voltage Logic Low Logic High		V _{th(DT)}	-2		0.8 -	V
DT Input Current	V _{DT} = 5 V	I _{DT}	-	-	1	μA
RESET OUTPUT RO						
Output Voltage Reset Threshold (Note 14)	V _{out} decreasing V _{in} > 5.5 V	V _{RT}	90	93	96	%V _{out}
Reset Hysteresis		V _{RH}	-	2.0	-	%V _{out}
Maximum Reset Sink Current	V _{out} = 4.5 V, V _{RO} = 0.25 V	I _{ROmax}	1.75	_	-	mA

9. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.

10. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at $T_A \approx T_J$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

11. Measured when output voltage falls 100 mV below the regulated voltage at V_{in} = 13.2 V.

12. Values based on design and/or characterization.
13. I_q for Preset EW Threshold Options is measured when R_{SI ext} is not used. For typical values of I_q vs R_{SI ext} see Figure 23.
14. See APPLICATION INFORMATION section for Reset Thresholds and Reset Delay Time Options

ELECTRICAL CHARACTERISTICS V _{in} = 13.2 V, V _{DT} = GND, R _{SI ext} not used, C _{in} = 0.1 µF, C _{out} = 2.2 µF, for typical values T _J =	
25°C, for min/max values $T_J = -40^{\circ}$ C to 150°C; unless otherwise noted. (Notes 9 and 10)	


Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
RESET OUTPUT RO						
Reset Output Low Voltage	V _{out} > 1 V, I _{RO} < 200 μA	V _{ROL}	-	0.15	0.25	V
Reset Output High Voltage		V _{ROH}	4.5	-	-	V
Integrated Reset Pull Up Resistor		R _{RO}	15	30	50	kΩ
Reset Delay Time (Note 14)	DT connected to GND DT connected to V _{out}	t _{RD}	12.8 25.6	16 32	19.2 38.4	ms
Reset Reaction Time (see Figure 24)		t _{RR}	16	25	38	μs
EARLY WARNING (SI and SO)						
Early Warning Input Voltage Threshold (Preset EW Threshold Values) NCV8669y2 High Low	$ \begin{array}{l} R_{S 1} = 480 \; k\Omega, \; R_{S 2} = 520 \; k\Omega \\ (\text{internal resistor divider values, see}) \\ R_{SI \; ext} = 150 \; k\Omega \; (\pm1\%, \; \pm100 \; ppm/^{\circ}\text{C}) \\ (\text{external resistor value, see Figure 22}) \end{array} $	V _{in_EW(th)}	5.67 5.30	6.30 5.89	6.92 6.47	V
Integrated Sense Output Pull Up Resistor		R _{SO}	15	30	50	kΩ
Sense Output Low Voltage	$V_{in} < V_{in_EW(th)_Low_Min}$, $I_{SO} < 200 \ \mu A$, $V_{out} > 1 \ V$	V _{SOL}	-	0.15	0.25	V
Sense Output High Voltage		V _{SOH}	4.5	-	-	V
Maximum Sense Output Sink Current		I _{SOmax}	1.75	-	-	mA


THERMAL SHUTDOWN


Thermal Shutdown Temperature (Note 12)	T _{SD}	150	175	195	°C
Thermal Shutdown Hysteresis (Note 12)	T _{SH}	-	25	-	°C


9. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area. 10. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at $T_A \approx T_J$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 11. Measured when output voltage falls 100 mV below the regulated voltage at $V_{in} = 13.2$ V. 12. Values based on design and/or characterization.

13. I_q for Preset EW Threshold Options is measured when R_{SI_ext} is not used. For typical values of I_q vs R_{SI_ext} see Figure 23.
 14. See APPLICATION INFORMATION section for Reset Thresholds and Reset Delay Time Options












Figure 24. Reset Function and Timing Diagram




Figure 25. Input Voltage Early Warning Function Diagram

DEFINITIONS

General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

Output Voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Quiescent Current

Quiescent Current (I_q) is the difference between the input current (measured through the LDO input pin) and the output load current.

Current Limit and Short Circuit Current Limit

Current Limit is value of output current by which output voltage drops below 96% of its nominal value. It means that the device is capable to supply minimum 200 mA without sending Reset signal to microprocessor.

Short Circuit Current Limit is output current value measured with output of the regulator shorted to ground.

PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175° C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

The NCV8669 regulator is self–protected with internal thermal shutdown and internal current limit. Typical characteristics are shown in Figures 4 to 25.

Input Decoupling (Cin)

A ceramic or tantalum 0.1 μ F capacitor is recommended and should be connected close to the NCV8669 package. Higher capacitance and lower ESR will improve the overall line and load transient response.

If extremely fast input voltage transients are expected then appropriate input filter must be used in order to decrease rising and/or falling edges below 50 V/ μ s for proper operation. The filter can be composed of several capacitors in parallel.

Output Decoupling (Cout)

The NCV8669 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. Stability region of ESR versus Output Current is shown in Figure 13. The minimum output decoupling value is 2.2 μ F and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load transient response.

Reset Delay Time Select

Selection of the NCV8669yz devices and the state of the DT pin determines the available Reset Delay times. The part is designed for use with DT tied to ground or OUT, but may be controlled by any logic signal which provides a threshold

between 0.8 V and 2 V. The default condition for an open DT pin is the faster Reset time (DT = GND condition). Times are in pairs and are highlighted in the table below. Consult factory for availability. The Delay Time select (DT) pin is logic level controlled and provides Reset Delay time per the table. Note the DT pin is sampled only when RO is low, and changes to the DT pin when RO is high will not effect the reset delay time.

Reset Operation

A reset signal is provided on the Reset Output (RO) pin to provide feedback to the microprocessor of an out of regulation condition. The timing diagram of reset function is shown in Figure 24. This is in the form of a logic signal on RO. Output voltage conditions below the RESET threshold cause RO to go low. The RO integrity is maintained down to $V_{out} = 1.0$ V. The Reset Output (RO) circuitry includes internal pull–up connected to the output (V_{out}) No external pull–up is necessary.

RESET DELAY AND RESET THRESHOLD OPTIONS

Part Number	DT = GND Reset Time	DT = V _{out} Reset Time	Reset Threshold
NCV86695z	16 ms	32 ms	93%

NOTE: The timing values can be selected from following list: 8, 16, 32, 64, and 128 ms. The reset threshold values can be selected from following list: 90% and 93%. Contact factory for other timing and reset thresholds combinations not included in the table.

Sense Input (SI) / Sense Output (SO) Voltage Monitor

An on-chip comparator is available to provide early warning to the microprocessor of a possible reset signal (Figure 25). The Sense Output is from an open drain driver with an internal 30 k Ω pull up resistor to V_{out}. The reset turns signal typically the microprocessor off instantaneously. This can cause unpredictable results with the microprocessor. The signal received from the SO pin will allow the microprocessor time (t_{Warning}) to complete its present task before shutting down. The actual trip point of input voltage is programmed by internal resistor divider and external resistor R_{SI ext}. If R_{SI ext} is not used following Preset Early Warning Threshold would apply:

EARLY WARNING PRESET OPTIONS

Part Number	R _{SI1} (Internal)	R _{SI2} (Internal)	Input Voltage Early Warning Threshold Low (Typ) (R _{SI_ext} not used)
NCV8669y2	480 kΩ	520 kΩ	2.37 V

NOTE: Contact factory for other EW Preset Options combinations not included in the table.

Practically only preset options above 4.5 V can be used without R_{SI_ext} due to minimum operating input voltage value limitation. For other preset options the trip point has to be adjusted externally using R_{SI_ext} resistor connected between input monitor SI and GND (see Figure 1). For other preset options R_{SI_ext} has to be used to achieve $V_{in_EW(th)} >$ 5.5 V (minimum operating input voltage value). The value for R_{SI_ext} is recommended to be selected in range from 50 k Ω to 250 k Ω and the trip point can be shifted according to Figure 22. The higher is R_{SI_ext} the lower is overall Quiescent Current of the application (see Figure 23). General formulas for calculation of $V_{in_EW(th)Low}$ or R_{SI_ext} for selected preset Early Warning options are described by Equations 1 and 2.

$$V_{in_EW(th)_Low} = 1.1 \left(1 + \frac{R_{SI1} \times (R_{SI2} + R_{SI_ext})}{R_{SI2} \times R_{SI_ext}} \right) + 0.25$$
(eq. 1)
$$R_{SI_ext} = 1.1 \left(\frac{R_{SI1} \times R_{SI2}}{R_{SI2} \times (V_{in_EW(th)_Low} - 0.25) - 1.1 \times 106} \right)$$
(eq. 2)

Where:

 R_{SI1} , R_{SI2} – internal EW divider resistors (see Figure 2) (select values from Early Warning Preset Options table) R_{SI-ext} – external resistor connected between SI and GND (recommended to be selected from 50 k Ω to 250 k Ω)

Thermal Considerations

As power in the NCV8669 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV8669 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV8669 can handle is given by:


$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{\left[\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right]}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}} \qquad (\mathsf{eq. 3})$$

Since T_J is not recommended to exceed 150°C, then the NCV8669 soldered on 645 mm², 1 oz copper area, FR4 can dissipate up to 1.33 W when the ambient temperature (T_A) is 25°C. See Figure 26 for R_{thJA} versus PCB area. The power dissipated by the NCV8669 can be calculated from the following equations:

$$\mathsf{P}_{\mathsf{D}} \approx \mathsf{V}_{\mathsf{in}} \big(\mathsf{I}_{\mathsf{q}} @ \mathsf{I}_{\mathsf{out}} \big) + \mathsf{I}_{\mathsf{out}} \big(\mathsf{V}_{\mathsf{in}} - \mathsf{V}_{\mathsf{out}} \big) \qquad (\mathsf{eq. 4})$$

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_{q}}$$
 (eq. 5)



Hints

 V_{in} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV8669 and make traces as short as possible.

ORDERING INFORMATION

Device	Output Voltage	Reset Delay Time DT = GND/V _{out}	Reset Threshold (Typ)	Input Voltage Early Warn- ing Threshold Low (Typ) R _{SI_ext} = 150 kΩ	Marking	Package	Shipping [†]
NCV866952D250R2G	5.0 V	16 / 32 ms	93%	5.89 V	V86695250G	SO-14 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2		
ON Semiconductor and () are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	65B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2		
ON Semiconductor and M are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries					

ON Semiconductor and united states and/or other countries. LC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative