

I<sup>2</sup>PAKFP

(TO-281)

Figure 1: Internal schematic diagram D(2)

S(3)

# STFI10LN80K5

# N-channel 800 V, 0.55 Ω typ., 8 A MDmesh<sup>™</sup> K5 Power MOSFET in a I<sup>2</sup>PAKFP package

Order code


Datasheet - production data

R<sub>DS(on)</sub> max.

0.63 Ω

ΙD

8 A



#### Fully insulated and low profile package with increased creepage path from pin to heatsink plate

 $V_{\text{DS}}$ 

800 V

- Industry's R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit) •
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### Applications

Switching applications

## Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

### Table 1: Device summary

AM15572v1\_no\_tab

Order code	Marking	Package	Packing
STFI10LN80K5	10LN80K5	I <sup>2</sup> PAKFP	Tube

G(1)

DocID028981 Rev 1

This is information on a product in full production.

1/13

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	I2PAKFP (TO-281) package information	10
5	Revisio	on history	12



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>GS</sub>	Gate-source voltage	± 30	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at $T_C$ = 25 °C	8	А	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	5	А	
I <sub>D</sub> <sup>(2)</sup>	Drain current pulsed	32	А	
P <sub>TOT</sub>	Total dissipation at $T_c = 25 \text{ °C}$	20	W	
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1s; $T_{C}{=}25^{\circ}\text{C})$	2500	V	
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	\//~~~	
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns	
Tj	Operating junction temperature range	- 55 to	°C	
T <sub>stg</sub>	Storage temperature range	150		

#### Notes:

<sup>(1)</sup>Limited by maximum junction temperature.

 $^{\rm (2)} {\rm Pulse}$  width limited by safe operating area

 $^{(3)}I_{SD}{\leq}$  8 A, di/dt{\leq}100 A/µs; V\_{DS} peak  ${\leq}$  V(BR)DSS

 $^{(4)}V_{DS} \le 640 \text{ V}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	6.25	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$	2.7	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR},$ $V_{DD}$ = 50 V)	240	mJ



# 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 4 A		0.55	0.63	Ω

### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Symbol	Falailletei	rest conditions		тур.		Unit
C <sub>iss</sub>	Input capacitance		-	427	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, \text{ f} = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	43	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	163 - 0 1	-	0.25	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 640 V,	-	72	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0 V$		27	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 8 \text{ A}$	-	15	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	4.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	9	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $^{(2)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



#### Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_D$ = 4 A, $R_G$ = 4.7 $\Omega$	-	11.8	-	ns		
tr	Rise time	$V_{GS} = 10 V$ (see <i>Figure 15: "Test</i>	-	10	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 20: "Switching	-	28	-	ns		
t <sub>f</sub>	Fall time	time waveform")	-	13	-	ns		

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		32	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	350		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 17: "Test</i>	-	3.9		μC
I <sub>RRM</sub>	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	22.5		A
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	505		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see <i>Figure 17: "Test</i>	-	5		μC
I <sub>RRM</sub>	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	20		A

### Notes:

<sup>(1)</sup>Pulse width limited by safe operating area


 $^{(2)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%


#### Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	$I_{GS}$ = ± 1 mA, $I_{D}$ = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











DocID028981 Rev 1




#### STFI10LN80K5

#### **Electrical characteristics**










DocID028981 Rev 1


### **Electrical characteristics**


#### STFI10LN80K5






### 3 Test circuits









9/13

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 4.1 I<sup>2</sup>PAKFP (TO-281) package information




Figure 21: I<sup>2</sup>PAKFP (TO-281) package outline



### STFI10LN80K5

### Package information

80K5	)K5			
	Table 10: I <sup>2</sup> PAKFP (TC	)-281) mechanical data		
Dim		mm		
Dim.	Min.	Тур.	Max.	
A	4.40		4.60	
В	2.50		2.70	
D	2.50		2.75	
D1	0.65		0.85	
E	0.45		0.70	
F	0.75		1.00	
F1			1.20	
G	4.95		5.20	
Н	10.00		10.40	
L1	21.00		23.00	
L2	13.20		14.10	
L3	10.55		10.85	
L4	2.70		3.20	
L5	0.85		1.25	
L6	7.50	7.60	7.70	



#### **Revision history** 5

Table 11: Document revision history

Date	Revision	Changes
10-Feb-2016	1	First release.



#### STFI10LN80K5

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

