

Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide

Updated for Intel® Quartus® Prime Design Suite: **18.1**

Contents

1. About LL Ethernet 10G MAC

The Low Latency (LL) Ethernet 10G (10GbE) Media Access Controller (MAC) Intel® FPGA IP core is a configurable component that implements the IEEE 802.3-2008 specification. To build a complete Ethernet subsystem in an Intel FPGA device and connect it to an external device, you can use the LL 10GbE Intel FPGA IP core with an Intel FPGA PHY IP core or any of the supported PHYs.

The following figure shows a system with the LL 10GbE MAC Intel FPGA IP core.

Figure 1. Typical Application of LL 10GbE MAC

Note: Intel FPGAs implement and support the LL 10GbE Media Access Control (MAC) and Multi-Rate Ethernet PHY (PCS + PMA) IP to interface in a chip-to-chip or chip-tomodule channel with external MGBASE-T and NBASE-T (1G/2.5G/5G/10Gb Ethernet) PHY standard devices. However, Intel FPGAs do not comply with or support these interface specifications to directly interface with the required twisted-pair copper cables such as CAT-5/6/7.

Related Information

- [Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives](#page-118-0) on page 119 Provides a list of user guides for previous versions of the Low Latency Ethernet 10G MAC Intel FPGA IP core.
- [Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400)
- [Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nfa1438753448747.html#nfa1438151340400)
- [Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400)
- [1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dto1486572140811.html#dvf1486572597904)

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

1.1. Features

This Intel FPGA IP core is designed to the *IEEE 802.3–2008 Ethernet Standard* available on the IEEE website (www.ieee.org). All LL 10GbE Intel FPGA IP core variations include MAC only and are in full-duplex mode. These Intel FPGA IP core variations offer the following features:

- MAC features:
	- Full-duplex MAC in eight operating modes: 10G, 1G/10G, 1G/2.5G, 1G/2.5G/ 10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G, 10M/ 100M/1G/2.5G, and 10M/100M/1G/2.5G/10G.
	- Three variations for selected operating modes: MAC TX only block, MAC RX only block, and both MAC TX and MAC RX block.
	- 10GBASE-R register mode on the TX and RX datapaths, which enables lower latency.
	- Programmable promiscuous (transparent) mode.
	- Unidirectional feature as specified by IEEE 802.3 (Clause 66).
	- Priority-based flow control (PFC) with programmable pause quanta. PFC supports 2 to 8 priority queues.
- Interfaces:
	- Client-side—32-bit Avalon®-ST interface.
	- Management—32-bit Avalon-MM interface.
	- PHY-side—32-bit XGMII for 10GbE, 16-bit GMII for 2.5GbE, 8-bit GMII for 1GbE, or 4-bit MII for 10M/100M.
- Frame structure control features:
	- Virtual local area network (VLAN) and stacked VLAN tagged frames decoding (type 'h8100).
	- Cyclic redundancy code (CRC)-32 computation and insertion on the TX datapath. Optional CRC checking and forwarding on the RX datapath.
	- Deficit idle counter (DIC) for optimized performance with average inter-packet gap (IPG) for LAN applications.
	- Supports programmable IPG.
	- Ethernet flow control using pause frames.
	- Programmable maximum length of TX and RX data frames up to 64 Kbytes (KB).
	- Preamble passthrough mode on TX and RX datapaths, which allows user defined preamble in the client frame.
	- Optional padding insertion on the TX datapath and termination on the RX datapath.
- Frame monitoring and statistics:
	- Optional CRC checking and forwarding on the RX datapath.
	- Optional statistics collection on TX and RX datapaths.

- • Optional timestamping as specified by the IEEE 1588v2 standard for the following configurations:
	- 10GbE MAC with 10GBASE-R PHY IP core
	- 1G/10GbE MAC with 1G/10GbE PHY IP core
	- 1G/2.5GbE MAC with 1G/2.5G Multi-rate Ethernet PHY IP core
	- 1G/2.5G/10GbE MAC with 1G/2.5G/10G (MGBASE-T) Multi-rate Ethernet PHY IP core
	- 10M/100M/1G/10GbE MAC with 10M-10GbE PHY IP core
	- 10M/100M/1G/2.5G/5G/10G (USXGMII) MAC with 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP core

1.1.1. LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC

Current users of the legacy 10-Gbps Ethernet MAC IP core can use the following table to consider migrating to the LL Ethernet 10G MAC Intel FPGA IP core.

Table 1. Features Comparison

 (1) Device support depends on the operating mode. Refer to the individual user guides for further details.

Related Information

[Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1424844244830.html#bhc1424844208896)

Provides more information on migrating from the legacy 10G Ethernet MAC IP core to the Low Latency Ethernet 10G MAC Intel FPGA core.

1.2. Release Information

Table 2. Release Information of the LL Ethernet 10G MAC Intel FPGA IP Core

Intel verifies that the current version of the Intel Quartus® Prime software compiles the previous version of each Intel FPGA IP core function, if this Intel FPGA IP core function was included in the previous release. Any exceptions to this verification are reported in the *Intel FPGA IP Release Notes*. Intel does not verify compilation with Intel FPGA IP core function versions older than the previous release.

Related Information

- [Intel FPGA IP Release Notes](https://www.intel.com/content/www/us/en/programmable/documentation/hco1421698042087.html#hco1421697689300)
- [Errata for Low Latency Ethernet 10G MAC Intel FPGA IP Core in the Knowledge](https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/kdb-filter.html) [Base](https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/kdb-filter.html)

1.3. LL Ethernet 10G MAC Operating Modes

Table 3. Speed Mode Comparison of the LL Ethernet 10G MAC Intel FPGA IP Core

1.4. Device Family Support

Table 4. Intel FPGA IP Core Device Support Levels

The IP core provides the following support for Intel FPGA device families.

Table 5. Device Family Support for LL 10GbE MAC

The following table lists possible LL 10GbE MAC and PHY configurations and the devices each configuration supports:

Table 6. Device Family Support for LL 10GbE MAC and PHY Configurations

(3) Connected to an external NBASE-T PHY.

⁽²⁾ Connected to an external MGBASE-T PHY.

Related Information

- [Intel Stratix 10 10GBASE-KR PHY IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/uvr1495150597813.html#anm1495746793611)
- [1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dto1486572140811.html#dvf1486572597904)

1.5. Performance and Resource Utilization

1.5.1. Resource Utilization

The estimated resource utilization for all operating modes are obtained by compiling the LL Ethernet 10G MAC Intel FPGA IP core with the Intel Quartus Prime software targeting on Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices. These estimates are generated by the fitter, excluding the virtual I/Os.

Table 7. Resource Utilization for LL Ethernet 10G MAC for Intel Stratix 10 Devices

Table 8. Resource Utilization for LL Ethernet 10G MAC for Intel Arria 10 and Intel Cyclone 10 GX Devices

1.5.2. TX and RX Latency

The TX and RX latency values are based on the following definitions and assumptions:

- TX latency is the time taken for the data frame to move from the Avalon-ST interface to the PHY-side interface.
- RX latency is the time taken for the data frame to move from the PHY-side interface to the Avalon-ST interface.
- No backpressure on the Avalon-ST TX and RX interfaces.
- All options under **Legacy Ethernet 10G MAC interfaces**, that allow compatibility with the legacy MAC are disabled.

Table 9. TX and RX Latency Values for Intel Stratix 10 Devices

These latency values are MAC-only latencies and do not include the PHY latencies.

Table 10. TX and RX Latency Values for Intel Arria 10 and Intel Cyclone 10 GX Devices

These latency values are MAC-only latencies and do not include the PHY latencies.

1. About LL Ethernet 10G MAC **UG-01144 | 2019.07.16**

2. Getting Started

This chapter provides a general overview of the Intel FPGA IP core design flow to help you quickly get started with LL Ethernet 10G MAC.

2.1. Introduction to Intel FPGA IP Cores

Intel and strategic IP partners offer a broad portfolio of configurable IP cores optimized for Intel FPGA devices.

The Intel Quartus Prime software installation includes the Intel FPGA IP library. Integrate optimized and verified Intel FPGA IP cores into your design to shorten design cycles and maximize performance. The Intel Quartus Prime software also supports integration of IP cores from other sources. Use the IP Catalog (**Tools** ➤ **IP Catalog**) to efficiently parameterize and generate synthesis and simulation files for your custom IP variation. The Intel FPGA IP library includes the following types of IP cores:

- **Basic functions**
- DSP functions
- Interface protocols
- Low power functions
- Memory interfaces and controllers
- Processors and peripherals

This document provides basic information about parameterizing, generating, upgrading, and simulating stand-alone IP cores in the Intel Quartus Prime software.

Figure 2. IP Catalog

2.2. Installing and Licensing Intel FPGA IP Cores

The Intel Quartus Prime software installation includes the Intel FPGA IP library. This library provides many useful IP cores for your production use without the need for an additional license. Some Intel FPGA IP cores require purchase of a separate license for production use. The Intel FPGA IP Evaluation Mode allows you to evaluate these licensed Intel FPGA IP cores in simulation and hardware, before deciding to purchase a full production IP core license. You only need to purchase a full production license for licensed Intel IP cores after you complete hardware testing and are ready to use the IP in production.

The Intel Quartus Prime software installs IP cores in the following locations by default:

Figure 3. IP Core Installation Path

intelFPGA(_pro)

quartus - Contains the Intel Quartus Prime software

ip - Contains the Intel FPGA IP library and third-party IP cores

altera - Contains the Intel FPGA IP library source code

<IP name> - Contains the Intel FPGA IP source files

Table 11. IP Core Installation Locations

Note: The Intel Quartus Prime software does not support spaces in the installation path.

2.3. Generating IP Cores (Intel Quartus Prime Pro Edition)

Quickly configure Intel FPGA IP cores in the Intel Quartus Prime parameter editor. Double-click any component in the IP Catalog to launch the parameter editor. The parameter editor allows you to define a custom variation of the IP core. The parameter editor generates the IP variation synthesis and optional simulation files, and adds the .ip file representing the variation to your project automatically.

Follow these steps to locate, instantiate, and customize an IP core in the parameter editor:

- 1. Create or open an Intel Quartus Prime project $(.$ qpf) to contain the instantiated IP variation.
- 2. In the IP Catalog (**Tools** ➤ **IP Catalog**), locate and double-click the name of the IP core to customize. To locate a specific component, type some or all of the component's name in the IP Catalog search box. The New IP Variation window appears.
- 3. Specify a top-level name for your custom IP variation. Do not include spaces in IP variation names or paths. The parameter editor saves the IP variation settings in a file named \langle your ip , ip . Click **OK**. The parameter editor appears.

Figure 4. IP Parameter Editor (Intel Quartus Prime Pro Edition)

- 4. Set the parameter values in the parameter editor and view the block diagram for the component. The **Parameterization Messages** tab at the bottom displays any errors in IP parameters:
	- Optionally, select preset parameter values if provided for your IP core. Presets specify initial parameter values for specific applications.
	- Specify parameters defining the IP core functionality, port configurations, and device-specific features.
	- Specify options for processing the IP core files in other EDA tools.

Note: Refer to your IP core user guide for information about specific IP core parameters.

- 5. Click **Generate HDL**. The **Generation** dialog box appears.
- 6. Specify output file generation options, and then click **Generate**. The synthesis and simulation files generate according to your specifications.
- 7. To generate a simulation testbench, click **Generate** ➤ **Generate Testbench System**. Specify testbench generation options, and then click **Generate**.
- 8. To generate an HDL instantiation template that you can copy and paste into your text editor, click **Generate** ➤ **Show Instantiation Template**.
- 9. Click **Finish**. Click **Yes** if prompted to add files representing the IP variation to your project.
- 10. After generating and instantiating your IP variation, make appropriate pin assignments to connect ports.

Note: Some IP cores generate different HDL implementations according to the IP core parameters. The underlying RTL of these IP cores contains a unique hash code that prevents module name collisions between different variations of the IP core. This unique code remains consistent, given the same IP settings and software version during IP generation. This unique code can change if you edit the IP core's parameters or upgrade the IP core version. To avoid dependency on these unique codes in your simulation environment, refer to *Generating a Combined Simulator Setup Script*.

Related Information

- [Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400)
- [Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nfa1438753448747.html#nfa1438151340400)
- [Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400) **[Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400)**
- [Intel FPGA IP Release Notes](http://www.altera.com/literature/rn/rn_ip.pdf)
- [IP User Guide Documentation](http://www.altera.com/literature/lit-ip.jsp)

2.4. IP Core Generation Output (Intel Quartus Prime Pro Edition)

The Intel Quartus Prime software generates the following output file structure for individual IP cores that are not part of a Platform Designer system.

* If supported and enabled for your IP core variation.

Table 12. Output Files of Intel FPGA IP Generation

2.5. Files Generated for Intel IP Cores (Legacy Parameter Editor)

The Intel Quartus Prime generates the following output for IP cores that use the legacy MegaWizard parameter editor.

Figure 6. IP Core Generated Files

Notes:

1. If supported and enabled for your IP variation

2. If functional simulation models are generated

3. Ignore this directory

2.6. Simulating Intel FPGA IP Cores

The Intel Quartus Prime software supports IP core RTL simulation in specific EDA simulators. IP generation creates simulation files, including the functional simulation model, any testbench (or example design), and vendor-specific simulator setup scripts for each IP core. Use the functional simulation model and any testbench or example design for simulation. IP generation output may also include scripts to compile and run any testbench. The scripts list all models or libraries you require to simulate your IP core.

The Intel Quartus Prime software provides integration with many simulators and supports multiple simulation flows, including your own scripted and custom simulation flows. Whichever flow you choose, IP core simulation involves the following steps:

- 1. Generate simulation model, testbench (or example design), and simulator setup script files.
- 2. Set up your simulator environment and any simulation scripts.
- 3. Compile simulation model libraries.
- 4. Run your simulator.

2.7. Creating a Signal Tap Debug File to Match Your Design Hierarchy

For Intel Arria 10 and Intel Cyclone 10 GX devices, the Intel Quartus Prime software generates two files, build stp.tcl and $\langle ip\>\>core\>\>namename{name}$.xml. You can use these files to generate a Signal Tap file with probe points matching your design hierarchy.

The Intel Quartus Prime software stores these files in the <IP core directory>/ synth/debug/stp/ directory.

Synthesize your design using the Intel Quartus Prime software.

- 1. To open the Tcl console, click **View** ➤ **Utility Windows** ➤ **Tcl Console**.
- 2. Type the following command in the Tcl console: source <IP core directory>/synth/debug/stp/build_stp.tcl
- 3. To generate the STP file, type the following command: main -stp_file <output stp file name>.stp -xml_file <input xml_file name>.xml -mode build
- 4. To add this Signal Tap file (**.stp**) to your project, select **Project** ➤ **Add/Remove Files in Project**. Then, compile your design.
- 5. To program the FPGA, click **Tools** ➤ **Programmer**.
- 6. To start the Signal Tap Logic Analyzer, click **Quartus Prime** ➤ **Tools** ➤ **Signal Tap Logic Analyzer**.

The software generation script may not assign the Signal Tap acquisition clock in <output stp file name>.stp. Consequently, the Intel Quartus Prime software automatically creates a clock pin called auto stp_external_clock. You may need to manually substitute the appropriate clock signal as the Signal Tap sampling clock for each STP instance.

- 7. Recompile your design.
- 8. To observe the state of your IP core, click **Run Analysis**.

You may see signals or Signal Tap instances that are red, indicating they are not available in your design. In most cases, you can safely ignore these signals and instances. They are present because software generates wider buses and some instances that your design does not include.

2.8. Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core

You customize the Intel FPGA IP core by specifying the parameters on the parameter editor in the Intel Quartus Prime software. The parameter editor enables only the parameters that are applicable to the selected speed.

Table 13. LL Ethernet 10G MAC Intel FPGA IP Core Parameters

 \mathbf{I}

2.9. Upgrading the LL Ethernet 10G MAC Intel FPGA IP Core

The Intel Quartus Prime software alerts you when your IP core is not upgraded to the current version. Click **Project > Upgrade IP Components** to identify and upgrade the IP cores. To successfully upgrade the IP core, you must ensure that the file structure of your project that was generated by an older version of the software is preserved. Failure to upgrade IP cores can result in a mismatch between the IP core variation and the current supporting libraries.

Intel verifies that the current version of the Intel Quartus Prime software compiles the previous version of each IP core. The *Intel FPGA IP Release Notes* reports any verification exceptions. Intel does not verify the compilation of IP cores older than the previous release.

Figure 7. Upgrading IP Components in Project Navigator

Related Information

[Intel FPGA IP Release Notes](http://www.altera.com/literature/rn/rn_ip.pdf)

2.10. Design Considerations for the LL Ethernet 10G MAC Intel FPGA IP Core

2.10.1. Migrating from Legacy Ethernet 10G MAC to LL Ethernet 10G MAC

Intel recommends that you opt for the following migration paths. These migration paths allow you to take advantage of the benefits of LL Ethernet 10G MAC—low resource count and low latency.

2.10.1.1. Migration—32-bit Datapath on Avalon-ST Interface

Follow these steps to implement 32-bit datapath on the Avalon-ST and Avalon-MM interfaces.

- 1. Instantiate the LL Ethernet 10G MAC Intel FPGA IP core in your design. If you are using a PHY with 64-bit SDR XGMII interface, turn on the **Use legacy Ethernet 10G MAC XGMII Interface** option.
- 2. Modify your user logic to accommodate 32-bit datapaths on Avalon-ST TX and RX data interfaces.
- 3. Ensure that tx_312_5_clk and rx_312_5_clk are connected to 312.5 MHz clock sources. Intel recommends that you use the same clock source for these clock signals.
- 4. Update the register offsets to the offsets of the LL Ethernet 10G MAC Intel FPGA IP core. The configuration registers of the LL Ethernet 10G MAC Intel FPGA IP core allow access to new features such as error correction and detection on memory blocks.
- 5. If you turn on the **Use legacy Ethernet 10G MAC XGMII Interface** option, add a 156.25 MHz clock source for tx 156 25 clk and rx 156 25 clk. This 156.25 MHz clock source must be rise-to-rise synchronous to the 312.5 MHz clock source.
- 6. Ensure that csr_clk is within 125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be accurate.

2.10.1.2. Migration—Maintains 64-bit on Avalon-ST Interface

Follow these steps to implement 32-bit to 64-bit adapters on the Avalon-ST interface and XGMII, and uses the same register offsets to maintain backward compatibility with the legacy 10-Gbps Ethernet (10GbE) MAC IP core.

- 1. Instantiate the LL Ethernet 10G MAC Intel FPGA IP core in your design. To maintain compatibility on the interfaces, turn on the **Use legacy Ethernet 10G MAC XGMII Interface**, **Use legacy Ethernet 10G MAC Avalon Memory-Mapped Interface**, and **Use legacy Ethernet 10G MAC Avalon Streaming Interface** options.
- 2. Ensure that tx_312_5_clk and rx_312_5_clk are connected to 312.5 MHz clock sources. Intel recommends that you use the same clock source for these clock signals.
- 3. Add a 156.25 MHz clock source for tx_156_25_clk and rx_156_25_clk. This 156.25 MHz clock source must be rise-to-rise synchronous to the 312.5 MHz clock source.
- 4. Ensure that csr_clk is within 125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be accurate.

Related Information

[Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines](https://www.intel.com/content/www/us/en/programmable/documentation/bhc1424844244830.html#bhc1424844208896)

2.10.2. Timing Constraints

Intel provides timing constraint files (.sdc) to ensure that the IP core meets the design timing requirements in Intel FPGA devices. The files constraint the false paths and multicycle paths in the IP core. The timing constraints files are specified in the *<variation_name>*.qip file and is automatically included in the Intel Quartus Prime project files.

The timing constraints files are in the IP directory. You can edit these files as necessary. They are for clock crossing logic and grouped as below:

- Pseudo-static CSR fields
- Clock crosser
- Dual clock FIFO
- *Note:* For the IP core to work correctly, there must be no other timing constraints files cutting or overriding the paths, for example, set_false_path, set_clock_groups, at the project level.
- *Note:* If you enable IEEE 1588v2 in 10G speed, Intel recommends that you add the following constraint in the Intel Quartus Prime Settings File (.qsf):

```
set instance assignment -name GLOBAL SIGNAL OFF -to
"*|alt_em10g32:alt_em10g32_0|alt_em10g32_clk_rst:clk_rst_inst|
alt_em10g32_rst_cnt:tx_reset_count_inst|rst_n_out"
```
2.10.2.1. Pseudo-Static CSR Fields

Most of the configuration registers in the MAC IP core must not be programmed when the MAC is in operation. As such, they are not synchronized to reduce resource usage. These registers are all in the set_false_path constraint.

2.10.2.2. Clock Crosser

Clock crossers perform multi-bit signals crossing from one clock domain to another.

The working principle of the clock crosser is to let the crossed-over data stabilize first before indicating that the data is valid in the latched clock domain. Using such structure, the data bits must not skew for more than one latched clock period. The timing constraint file applies a common timing check over all the clock crossers irrespective of their latched clock domain. This is over-pessimistic for signals crossing into the CSR clock, but there are no side-effects, like significant run-time impact and false violations, during the internal testing. If your design runs into clock crosser timing violation paths within the IP and the latched clock domain is $\text{cstr}\, \text{clk}$, you can dismiss the violation manually or by editing the .sdc file if the violation is less than one csr_clk period.

The timing constraint file uses the set_net_delay to constraint the fitter placement and set max skew to perform timing check on the paths. For a project with very high device utilization, Intel recommends that you implement addition steps like floor planning or Logic Lock to aid the place-and-route process. The additional steps can give a more consistent timing closure along these paths instead of only relying on the set net delay.

A caveat of using set_max_skew is that it does not analyze whether the insertion delay of the path in concern exceeds a limit. In other words, a path could meet skew requirement but have longer than expected insertion delay. If this is not checked, it may cause functional failure in certain latency-sensitive paths. Therefore, a custom script (alt_em10g32_clock_crosser_timing_info.tcl) is available for you to check that the round-trip clock crosser delay is within expectation. To use this script, manually add it to the user flow and run it. To ensure that the IP core operates correctly, the results must be positive (no error).

2.10.2.3. Dual Clock FIFO

The bit skew of the dual clock FIFO gray-coded pointers must be within one 312.5 MHz clock period.

The timing constraint file uses the set net delay to constraint the fitter placement and set_max_skew to perform timing check on the paths. For a project with very high device utilization, Intel recommends that you implement addition steps like floor planning or Logic Lock to aid the place-and-route process. The additional steps can give a more consistent timing closure along these paths instead of only relying on the set_net_delay.

2.10.3. Jitter on PLL Clocks

To minimize jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source the input reference clock directly from the reference clock buffer without passing through the reference clock network. You must ensure that a location constraint is added to your design to achieve a correct placement on the device.

3. LL Ethernet 10G MAC Intel FPGA IP Design Examples

Intel offers design examples that you can simulate, compile, and test in hardware.

The implementation of the LL Ethernet 10G MAC Intel FPGA IP core on hardware requires additional components specific to the targeted device.

3.1. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime Pro Edition software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide*.

Related Information

[Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400)

3.2. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide*.

Related Information

[Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nfa1438753448747.html#nfa1438151340400)

3.3. LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices

The LL Ethernet 10G MAC Intel FPGA IP core offers design examples that you can generate through the IP catalog in the Intel Quartus Prime Pro Edition software.

For detailed information about the LL Ethernet 10G MAC Intel FPGA IP design examples, refer to *Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide*.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

Related Information

[Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400)

4. Functional Description

The Low Latency (LL) Ethernet 10G MAC Intel FPGA IP core handles the flow of data between a client and an Ethernet network through an Ethernet PHY. On the transmit path, the MAC IP core accepts client frames and constructs Ethernet frames by inserting various control fields, such as checksums before forwarding them to the PHY. Similarly, on the receive path, the MAC accepts Ethernet frames via a PHY, performs checks, and removes the relevant fields before forwarding the frames to the client. You can configure the MAC IP core to collect statistics on both transmit and receive paths.

4.1. Architecture

The LL Ethernet 10G MACIntel FPGA IP core is a composition of the following blocks: MAC receiver (MAC RX), MAC transmitter (MAC TX), configuration and status registers, and clock and reset.

Figure 8. LL Ethernet 10G MAC Block Diagram

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

4.2. Interfaces

Table 14. Interfaces

Figure 9. Interface Signals

The inclusion and width of some signals depend on the operating mode and features selected.

Related Information

[Interface Signals](#page-96-0) on page 97 Describes each signal in detail.

4.3. Frame Types

The MAC IP core supports the following frame types:

- Basic Ethernet frames, including jumbo frames.
- VLAN and stacked VLAN frames.
- Control frames, which include pause and PFC frames.

4.4. TX Datapath

The MAC TX receives the client payload data with the destination and source addresses, and appends various control fields depending on the MAC configuration.

Figure 10. Typical Client Frame at TX Interface

4.4.1. Padding Bytes Insertion

By default, the MAC TX inserts padding bytes (0x00) into TX frames to meet the following minimum payload length:

- 46 bytes for basic frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames

Ensure that CRC-32 insertion is enabled when padding bytes insertion is enabled.

You can disable padding bytes insertion by setting the tx_pad_control register to 0. When disabled, the MAC IP core forwards the frames to the PHY-side interface without padding. Ensure that the minimum payload length is met; otherwise the current frame may get corrupted. You can check for undersized frames by referring to the statistics collected.

4.4.2. Address Insertion

By default, the MAC TX retains the source address received from the client. You can configure the MAC TX to replace the source address with the primary MAC address specified in the tx_addrins_macaddr0 and tx_addrins_macaddr1 registers by setting the bit tx_src_addr_override[0] to 1.

4.4.3. CRC-32 Insertion

By default, the MAC TX computes and inserts CRC-32 checksum into TX frames. The MAC TX computes the CRC-32 checksum over frame bytes that include the source address, destination address, length, data, and padding bytes. The computation excludes the preamble and SFD bytes. The MAC TX then inserts the CRC-32 checksum into the TX frame. Bit $31st$ of the checksum occupies the least significant bit of the first byte in the CRC field.

You can disable this function by setting the tx_crc_control[1] register bit to 0.

The following figure shows the timing diagram on the Avalon-ST data interfaces where CRC insertion is enabled on transmit and CRC removal is disabled on receive. The frame from the client is without CRC-32 checksum. The MAC TX inserts the CRC-32 checksum (4EB00AF4) into the frame. The frame is then looped back to the RX datapath with the CRC-32 checksum.

Figure 11. Avalon-ST TX and RX Interfaces with CRC Insertion Enabled

The following figure shows the timing diagram on the Avalon-ST data interfaces where CRC insertion is disabled on transmit and CRC removal is disabled on receive. The MAC TX receives the frame from the client with a CRC-32 checksum (4EB00AF4). The frame with the same CRC-32 checksum is then looped back to the RX datapath.

Figure 12. Avalon-ST TX and RX Interface with CRC Insertion Disabled

4.4.4. XGMII Encapsulation

By default, the MAC TX inserts 7-byte preamble, 1-byte SFD and 1-byte EFD (0xFD) into frames received from the client.

The MAC TX also supports custom preamble in 10G operations. To use custom preamble, set the tx_preamble_control register to 1. Behavior of the MAC TX in custom preamble mode:

- The MAC TX accepts the first eight bytes in the frame from the client as custom preamble.
- The MAC TX inserts 1-byte EFD (0xFD) into the frame.
- The MAC TX replaces the first byte of the preamble with 1-byte START (0xFB).
- The MAC TX converts the eighth byte of the preamble to a 1-byte SFD (0xD5).

An underflow could occur on the Avalon-ST TX interface. An underflow occurs when the avalon st tx valid signal is deasserted in the middle of frame transmission. When this happens, the 10GbE MAC TX inserts an error character |E| into the frame and forwards the frame to the XGMII.

4.4.5. Inter-Packet Gap Generation and Insertion

The MAC TX maintains an average IPG between TX frames as required by the IEEE 802.3 Ethernet standard. The average IPG is maintained at 96 bit times (12 byte times) using the deficit idle count (DIC). The MAC TX inserts or deletes idle bytes depending on the value of the DIC; the DIC must be between 9 to 15 bytes. Averaging the IPG ensures that the MAC utilizes the maximum available bandwidth.

For 10M/100M/1G/2.5G operations, however, the MAC TX maintains a minimum IPG of 12 bytes time.

4.4.6. XGMII Transmission

On the XGMII, the MAC TX performs the following:

- Aligns the first byte of the frame to lane 0 of the interface.
- Performs endian conversion. Transmit frames received from the client on the Avalon-ST interface are big endian. Frames transmitted on the XGMII are little endian; the MAC TX therefore transmits frames on this interface from the least significant byte.

The following figure shows the timing on the Avalon-ST TX data interface and XGMII. The least significant byte of the value in D5 is transmitted first on the XGMII.

Figure 13. Endian Conversion

4.4.7. Unidirectional Feature

The MAC TX implements the unidirectional feature as specified by clause 66 in the IEEE802.3 specification. This is an optional feature supported only in 10G operations. When you enable this feature, two output ports—unidirectional_en, unidirectional_remote_fault_dis— and two register fields—UniDir_En (Bit 0), UniDirRmtFault_Dis (Bit 1)— are accessible to control the TX XGMII interface.

4.4.8. TX Timing Diagrams

Figure 14. Normal Frame

The following diagram shows the transmission of a normal frame.

Figure 15. Normal Frame with Preamble Passthrough Mode, Padding Bytes Insertion, and Source Address Insertion Enabled

The following diagram shows the transmission of good frames with preamble passthrough mode, padding bytes insertion, and source address insertion enabled.

(4) At least a full column of IDLE (four IDLE characters) must precede the remote fault sequence.

Figure 16. Back-to-back Transmission of Normal Frames with Source Address Insertion Enabled.

The following diagram shows back-to-back transmission of normal frames with source address insertion enabled. The MAC primary address registers are set to 0x000022334455.

Figure 17. Back-to-back Transmission of Normal Frames with Preamble Passthrough Mode Enabled

xgmii_tx_data[31:24]

The following diagram shows back-to-back transmission of normal frames with preamble passthrough mode enabled.

Figure 18. Error Condition—Underflow

The following diagrams show an underflow on the transmit datapath followed by the transmission of a normal frame.

An underflow happens in the middle of a frame that results in a premature termination on the XGMII. The remaining data from the Avalon-ST transmit interface is still received after the underflow but the data is dropped. The transmission of the next frame is not affected by the underflow.

Figure 19. Error Condition—Underflow, continued

Figure 20. Short Frame with Padding Bytes Insertion Enabled

The following diagram shows the transmission of a short frame with no payload data. Padding bytes insertion is enabled.

4.5. RX Datapath

The MAC RX receives Ethernet frames from the XGMII and forwards the payload with relevant frame fields to the client after performing checks and filtering invalid frames. Some frame fields are optionally removed from the frame before MAC RX forwards the frame to the client.

The following figure shows the typical flow of frame through the MAC RX.

Figure 21. Typical Client Frame at Receive Interface

4.5.1. XGMII Decapsulation

The MAC RX expects the first byte of receive packets to be in lane 0, xgmii_rx_data[7:0]. If the 32-bit/64-bit adapter on the XGMII is present, the first byte of receive packets must be in lane 0 or lane 4, x gmii_rx_data[39:32]. Receive packets must also be preceded by a column of idle bytes or an ordered set such as a local fault. Packets that do not satisfy these conditions are invalid and the MAC RX drops them.

By default, the MAC RX only accepts packets that begin with a 1-byte START, 6-byte preamble, and 1-byte SFD. Packets that do not satisfy this condition are invalid and the MAC RX drops them.

When you enable the preamble passthrough mode $(rx\text{ }\mathrm{preamble\;control\; register}$ $= 1$), the MAC RX only checks packets that begin with a 1-byte START. In this mode, the MAC RX does not remove the START and custom preamble, but passes the bytes along with the frame to the client.

After examining the packet header bytes in the correct order, the MAC IP retrieves the frame data from the packet. If the frame data starting from the destination address field is less than 17 bytes, the MAC IP may or may not drop the frame. If the erroneous frame is not dropped but forwarded, an undersized error is flagged to the external logic to drop the frame. If the frame is more than 17 bytes, the MAC forwards the frame as normal and flags error whenever applicable.

4.5.2. CRC Checking

The MAC RX computes the CRC-32 checksum over frame bytes received and compares the computed value against the CRC field in the receive frame. If the values do not match, the MAC RX marks the frame invalid by setting avalon $strx$ error [1] to 1 and forwards the receive frame to the client. When the CRC error indicator is asserted, the external logic is expected to drop the frame bytes.

4.5.3. Address Checking

The MAC RX can accept frames with the following address types:

- Unicast address—bit 0 of the destination address is 0.
- Multicast address—bit 0 of the destination address is 1.
- Broadcast address—all 48 bits of the destination address are 1.

The MAC RX always accepts broadcast frames. By default, the MAC RX also receives all unicast and multicast frames unless configured otherwise in the EN_ALLUCAST and EN_ALLMCAST bits of the rx_frame_control register.

When the EN_ALLUCAST bit is set to 0, the MAC RX filters unicast frames received. The MAC RX accepts only unicast frames with a destination address that matches the primary MAC address specified in the primary_mac_addr0 and primary mac addr1 registers. If any of the supplementary address bits are set to 1 (EN_SUPP0/1/2/3 in the rx_frame_control register), the MAC RX also checks the destination address against the supplementary addresses in the rx frame spaddr* * registers.

When the EN_ALLMCAST bit is set to 0, the MAC RX drops all multicast frames. This condition does not apply to global multicast pause frames.

4.5.4. Frame Type Checking

The MAC RX checks the length/type field to determine the frame type:

- Length/type < 0x600—The field represents the payload length of a basic Ethernet frame. The MAC RX continues to check the frame and payload lengths.
- Length/type $> = 0x600$ -The field represents the frame type.
	- Length/type = 0x8100—VLAN or stacked VLAN tagged frames. The MAC RX continues to check the frame and payload lengths.
	- Length/type = 0x8808—Control frames. The next two bytes are the Opcode field which indicates the type of control frame. For pause frames (Opcode = $0x0001$) and PFC frames (Opcode = $0x0101$), the MAC RX proceeds with pause frame processing. By default, the MAC RX drops all control frames. If configured otherwise (FWD_CONTROL bit in the rx_frame_control register $= 1$), the MAC RX forwards control frames to the client.
	- For other field values, the MAC RX forwards the receive frame to the client.

Table 16. MAC Behavior for Different Frame Types

Related Information

[Avalon-ST RX Data Interface Signals](#page-101-0) on page 102

4.5.5. Length Checking

The MAC RX checks the frame and payload lengths of basic, VLAN tagged, and stacked VLAN tagged frames. The MAC RX does not drop frames with invalid length but sets the error bits accordingly.

4.5.5.1. Frame Length

The frame length must be at least 64 (0x40) bytes and not exceed the following maximum value for the different frame types:

- Basic-The value in the rx_frame_maxlength register.
- VLAN tagged—The value in the rx frame maxlength register plus four bytes when the rx vlan detection[0] register bit is 0; or the value in the rx_frame_maxlength register when the rx_vlan_detection[0] register bit is set to 1.
- Stacked VLAN tagged—The value in the rx frame maxlength register plus eight bytes when the rx_vlan_detection[0] register bit is 0; or the value in the rx frame maxlength register when the rx vlan detection[0] register bit is set to 1.

The following error bits represent frame length violations:

- avalon st rx error[2]—undersized frames.
- avalon st rx error[3]—oversized frames.

4.5.5.2. Payload Length

The MAC IP core checks the payload length for frames other than control frames when the VLAN and stacked VLAN detection is disabled. The MAC RX keeps track of the actual payload length upon receiving a frame and checks the actual payload length against the length/type or client length/type field. The payload length must be between 46 (0x2E) and 1500 (0x5DC). For VLAN and stacked VLAN frames, the minimum payload length is 42 (0x2A) or 38 (0x26) respectively and not exceeding the maximum value of 1500 (0x5DC).

For an invalid payload length, the MAC RX sets the avalon_st_rx_error[4] bit to 1. This error occurs when the actual payload length is less than the value of the length/type field. If the actual payload length is more than the value of the length/ type field, the MAC RX assumes that the frame contains excessive padding and does not set this error bit to 1. If the value of the length/type field is more than the actual payload length, the MAC RX sets the avalon $strx$ error [4] bit to 1, and the packet content will not be accurate.

4.5.6. CRC and Padding Bytes Removal

By default, the MAC RX forwards receive frames to the client without removing the CRC field and padding bytes from the frames. You can configure the MAC RX to remove the CRC field by setting the rx padcrc_control register to 1. To remove both the CRC field and padding bytes, set the rx padcrc control register to 3.

When enabled, the MAC RX removes padding bytes from receive frames whose payload length is less than the following values for the different frame types:

- 46 bytes for basic frames
- 42 bytes for VLAN tagged frames
- 38 bytes for stacked VLAN tagged frames

The MAC RX removes padding bytes only when the VLAN and stacked VLAN detection is enabled $(rx_v\lrcorner u) = 0$. Otherwise, the MAC RX does not remove padding bytes even if padding bytes removal is enabled.

4.5.7. Overflow Handling

When an overflow occurs on the client side, the client can backpressure the Avalon-ST receive interface by deasserting the avalon_st_rx_ready signal. If an overflow occurs, the MAC RX sets the error bit, avalon st rx error[5], to 1 to indicate an overflow. The MAC RX drops subsequent frames if the overflow condition persists. The MAC RX then continues to receive data when the overflow condition ceases.

4.5.8. RX Timing Diagrams

Figure 22. Back-to-back Transmission of Normal Frames with CRC Removal Enabled

The following diagram shows back-to-back reception of normal frames with CRC removal enabled.

Figure 23. Back-to-back Transmission of Normal Frames with Preamble Passthrough Mode Enabled

rx_312_5_clk avalon_st_rx_startofpacket avalon st trx endofpacket avalon_st_rx_valid avalon_st_rx_ready avalon_st_rx_error[5:0] avalon_st_rx_empty[1:0] avalon_st_rx_data[31:0] <u>*1}*53{*38*10 *1}*5} *0} *a}**3{*1d*af *9}*_34a8 *7}*88{*5}*c {*54 *c}{*b4 *9} *c}{*b4 *9} *c}{*a}*c}{*a}*c}{*c}{*c}{*c}{*f}=_8601}*07{0707_0</u> xgmii_rx_data[31:0] *_*9*2Q*7*fb*a]*t_ff*ff(*1)*81*1*41*6*c*a*e*a*e*e*e*e*e*e*e*e*e*i\\&i xgmii_rx_control[3:0] avalon_st_rx_data[31:24] 3c\ff\fa\c2\85\53\26\36\34\f2\35\f4\16\ 89 \07\fb\3a\ ff \a1\ 81 \64\fb\66\0c\6a\8e\4f\85\c8\4e\fe\92\ 70 \(td\ 07 avalon_st_rx_data[23:16] 81\6c\36\0e\34\8a\30\92\c4\50\f5\80\34\ 85 \07\88\3a\ ff \85\ 00 \1e\59\90\87\29\6d\b3\3a\1f}38\f0\05\ b3 \ 07 avalon_st_rx_data[15:8] #[G[92[15](6d[41](3c](b0](1d](20](4e[32](5b] 34 |07[88](3a](#f](3f](3d](2f[34](26](8e](20](2a](2e](0e[3a](20](1e](a4](26](a6](86](07 avalon_st_rx_data[7:0] 11 52 38 10 51 0a 95 b0 0a f3 1c af a9 a8 07 88 d5 ff 26 bc b4 e9 c2 94 9b ee bc e3 e1 df e8 37 6a ff 01 07 xgmii_rx_data[7:0] 16 89 20 07 fb 3a ff a1 81 64 fb 66 0c 6a 8e 4f 85 c8 4e fe 92 70 91 fd 07 xgmii_rx_data[15:8] 34 85 94 07 88 3a ff 85 00 1e 59 90 87 29 6d b3 3a 1f 38 f0 05 b3 29 07 xgmii_rx_data[23:16] 5b)34(fd)07(88(3a) ff) i5)dd(2f)34(27(8e(09(2a] ce/0e)3a)20(1e)a4(26(a6) 86)(xgmii_rx_data[31:24] a9 a8 07 88 d5 ff 26 bc b4 e9 9c 94 9b ee bc e3 e1 df e8 37 6a ff 01 68 07 0 c f 1 0 f 1 0 1 0 1 0 1 0 1 0 1 0 1 0 \vert 2 | 0 00

The following diagram shows back-to-back reception of normal frames with preamble passthrough mode and padding bytes and CRC removal enabled.

4.6. Flow Control

The MAC IP core implements the following flow control mechanisms:

- IEEE 802.3 flow control—implements the IEEE 802.3 Annex 31B standard to manage congestion. When the MAC IP core experiences congestion, the core sends a pause frame to request its link partner to suspend transmission for a given period of time. This flow control is a mechanism to manage congestion at the local or remote partner. When the receiving device experiences congestion, it sends an XOFF pause frame to the emitting device to instruct the emitting device to stop sending data for a duration specified by the congested receiver. Data transmission resumes when the emitting device receives an XON pause frame (pause quanta $=$ zero) or when the timer expires.
- Priority-based flow control (PFC)—implements the IEEE 802.1Qbb standard. PFC manages congestion based on priority levels. It supports up to 8 priority queues. When the receiving device experiences congestion on a priority queue, it sends a PFC frame requesting the emitting device to stop transmission on the priority queue for a duration specified by the congested receiver. When the receiving device is ready to receive transmission on the priority queue again, it sends a PFC frame instructing the emitting device to resume transmission on the priority queue.
- *Note:* Intel recommends that you enable only one type of flow control at any one time.

4.6.1. IEEE 802.3 Flow Control

To use the IEEE 802.3 flow control, set the following registers:

- On the TX datapath:
	- Set tx_pfc_priority_enable[7:0] to 0 to disable the PFC. The rest of the bits are unused.
	- $-$ Set tx pauseframe enable [0] to 1 to enable the IEEE 802.3 flow control.
- On the RX datapath:
	- $-$ Set rx pfc control [7:0] to 1 to disable the PFC. The rest of the bits are mostly unused.
	- $-$ Set the IGNORE PAUSE bit in the rx frame control register to 0 to enable the IEEE 802.3 flow control.

4.6.1.1. Pause Frame Reception

When the MAC receives an XOFF pause frame, it stops transmitting frames to the remote partner for a period equal to the pause quanta field of the pause frame. If the MAC receives a pause frame in the middle of a frame transmission, the MAC finishes sending the current frame and then suspends transmission for a period specified by the pause quanta. The MAC resumes transmission when it receives an XON pause frame or when the timer expires. The pause quanta received overrides any counter currently stored. When the remote partner sends more than one pause quanta, the MAC sets the value of the pause to the last quanta it received from the remote partner. You have the option to configure the MAC to ignore pause frames and continue transmitting frames by setting the IGNORE_PAUSE bit in the rx frame control register to 1.

4.6.1.2. Pause Frame Transmission

Use one of the following methods to trigger pause frame transmission:

- avalon st pause data signal (tx pauseframe enable $[2:1]$ set to 0)-You can connect this 2-bit signal to a FIFO buffer or a client. Bit setting:
	- avalon st pause $data[1]$: 1—triggers the transmission of XOFF pause frames.
	- $-$ avalon st pause data[0]: 1—triggers the transmission of XON pause frames. The transmission of XON pause frames only trigger for one time after XOFF pause frames regardless of how long the avalon st pause data[0] signal is asserted.

If pause frame transmission is triggered when the MAC is generating a pause frame, the MAC ignores the incoming request and completes the generation of the pause frame. Upon completion, if the avalon_st_pause_data signal remains asserted, the MAC generates a new pause frame and continues to do so until the signal is deasserted. You can also configure the gap between successive XOFF requests for using the tx pauseframe quanta register. XON pause frames will only be generated if the MAC generates XOFF pause frames.

• tx_pauseframe_control register (tx_pauseframe_enable[2:0] set to 0x1) —A host (software) can set this register to trigger pause frames transmission. Setting tx pauseframe control [1] to 1 triggers the transmission of XOFF pause frames; setting tx_pauseframe_control[0] to 1 triggers the transmission of XON pause frames. The register clears itself after the request is executed.

You can configure the pause quanta in the tx_pauseframe_quanta register. The MAC sets the pause quanta field in XOFF pause frames to this register value.

Note: The new register field determines which pause interface takes effect.

The following figure shows the transmission of an XON pause frame. The MAC sets the destination address field to the global multicast address, 01-80-C2-00-00-01 (0x010000c28001) and the source address to the MAC primary address configured in the tx_addrins_macaddr0 and tx_addrins_madaddr1 registers.

Figure 24. XON Pause Frame Transmission

4.6.2. Priority-Based Flow Control

Follow these steps to use the priority-based flow control (PFC):

- 1. Turn on the Priority-based flow control (PFC) parameter and specify the number of priority levels using the Number of PFC priorities parameter. You can specify between 2 to 8 PFC priority levels.
- 2. Set the following registers.
	- On the TX datapath:
		- Set tx_pauseframe_enable to 0 to disable the IEEE 802.3 flow control.
		- $-$ Set tx pfc priority enable[n] to 1 to enable the PFC for priority queue *n*.
	- On the RX datapath:
		- $-$ Set the IGNORE PAUSE bit in the rx frame control register to 1 to disable the IEEE 802.3 flow control.
		- $-$ Set the $rx_pfc_control[7:0]$ register bits to 0 to enable the PFC. Most of the rest of the bits are unused.
- 3. Connect the avalon_st_tx_pfc_gen_data signal to the corresponding RX client logic and the avalon_st_rx_pfc_pause_data signal to the corresponding TX client logic.
- 4. You have the option to configure the MAC RX to forward the PFC frame to the client by setting the rx pfc control [16] register to 1. By default, the MAC RX drops the PFC frame after processing it.

You must handle the XON/XOFF requests in the following manner:

- 1. Assert the XOFF, which runs at the clock frequency of 312.5 MHz, for at least 1 clock cycle, which runs at the clock frequency of 312.5 MHz to ensure that the PFC frame can transfer successfully.
- 2. Assert the XON, which runs at the clock frequency of 312.5 MHz, for at least 25 clock cycle to ensure that the PFC frame can transfer successfully.

4.6.2.1. PFC Frame Reception

When the MAC RX receives a PFC frame from the remote partner, it asserts the avalon_st_rx_pfc_pause_data[n] signal if Pause Quanta n is valid (Pause Quanta Enable $[n] = 1$) and greater than 0. The client suspends transmission from the TX priority queue n for the period specified by Pause Quanta n. If the MAC RX asserts the avalon st rx pfc pause data[n] signal in the middle of a client frame transmission for the TX priority queue n, the client finishes sending the current frame and then suspends transmission for the queue.

When the MAC RX receives a PFC frame from the remote partner, it deasserts the avalon st rx pfc pause data[n] signal if Pause Quanta n is valid (Pause Quanta Enable $[n] = 1$) and equal to 0. The MAC RX also deasserts this signal when the timer expires. The client resumes transmission for the suspended TX priority queue when the avalon_st_rx_pfc_pause_data[n] signal is deasserted.

When the remote partner sends more than one pause quanta for the TX priority queue n, the MAC RX sets the pause quanta n to the last pause quanta received from the remote partner.

Low Latency Ethernet 10G MAC Intel[®] FPGA IP User Guide **[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Low%20Latency%20Ethernet%2010G%20MAC%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01144%202019.07.16)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.) Send Feedback**

4.6.2.2. PFC Frame Transmission

PFC frame generation is triggered through the avalon st tx pfc gen data signal. Set the respective bits to generate XOFF or XON requests for the priority queues.

For XOFF requests, you can configure the pause quanta for each priority queue using the pfc_pause_quanta_n registers. For an XOFF request for priority queue n, the MAC TX sets bit n in the Pause Quanta Enable field to 1 and the Pause Quanta n field to the value of the pfc pause quanta n register. You can also configure the gap between successive XOFF requests for a priority queue using the pfc_holdoff_quanta_n register.

For XON requests, the MAC TX sets the pause quanta to 0. You must generate a XOFF request before generating a XON request.

4.7. Reset Requirements

The MAC IP core consists of the following reset domains:

- CSR reset-qlobal reset,
- MAC TX reset, and
- MAC RX reset.

These resets are asynchronous events. When the MAC or any part of it goes into reset, the user application must manage possible asynchronous changes to the states of the MAC interface signals. The MAC does not guarantee any reset sequence. Intel recommends the sequence shown in the following diagram and table for CSR reset, and TX and RX datapaths reset respectively.

Figure 25. CSR Reset

Hold the reset signals active for at least 3 clock periods of the slowest clock.

You can configure the registers after csr_rst_n_ is deasserted, but before data transfer begins.

Note: During reset, the value of the avalon_st_tx_ready signal can be 0 or 1.

4.8. Supported PHYs

You can connect the LL 10GbE MAC IP core to a PHY IP core using XGMII, GMII, or MII interfaces.

Table 18. Supported PHYs

To connect the MAC IP core to 64-bit PHYs, ensure that you enable the **Use legacy Ethernet 10G MAC XGMII Interface option.**

Related Information

- [Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/umc1467272429805.html#nfa1438151340400)
- [Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nfa1438753448747.html#nfa1438151340400)

- [Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400) [Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dbf1520991817584.html#nfa1438151340400)
- [Intel Stratix 10 10GBASE-KR PHY IP Core User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/uvr1495150597813.html#anm1495746793611)
- [1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/dto1486572140811.html#dvf1486572597904)
- [AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low Latency](https://www.intel.com/content/www/us/en/programmable/documentation/yxx1481792130594.html#noq1481799132811) [10G MAC IP Core in Arria 10 Devices](https://www.intel.com/content/www/us/en/programmable/documentation/yxx1481792130594.html#noq1481799132811)

4.8.1. 10GBASE-R Register Mode

The MAC IP core supports this feature for use with the Intel Arria 10, Intel Cyclone 10 GX, and Intel Stratix 10 Transceiver Native PHY IP core preset configurations. When operating in this mode, the round-trip latency for the MAC and PHY is reduced to 140 ns (for Intel Arria 10 and Intel Cyclone 10 GX devices) or 168 ns (for Intel Stratix 10 devices) with a slight increase in resource count and clock frequencies.

When you enable this feature, the MAC IP core implements two additional signals to determine the validity of the data on the TX and RX XGMII. These signals, xgmii_tx_valid and xgmii_rx_valid, ensure that the effective data rate of the MAC is 10 Gbps. You must also observe the following guidelines when using the register mode:

- For Intel Arria 10 and Intel Cyclone 10 GX devices, the selected preset is **10GBASE-R Register Mode**.
- For Intel Stratix 10 devices, the selected preset is **10GBASE-R 1588**.
- The PHY must expose the TX and RX parallel clocks.
- The PHY must expose data valid signals, with MAC/PHY TX/RX interfaces in register mode, as in the IEEE 1588v2 configuration.
- The MAC and PHY run at the parallel clock frequency of 322.265625 MHz (the PCS/PMA width equals to 32).

Figure 26. PHY Configuration with 10GBASE-R Register Mode Enabled for Intel Arria 10 and Intel Cyclone 10 GX Devices

Figure 27. PHY Configuration with 10GBASE-R with IEEE 1588v2 Enabled for Intel Stratix 10 Devices

Related Information

• [Intel Arria 10 Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/nik1398707230472.html#nik1398706768037)

More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Arria 10 Transceiver Native IP core.

• [Intel Cyclone 10 GX Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/hki1486507600636.html#joe1486506866122)

More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Cyclone 10 Transceiver Native IP core.

• [Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide](https://www.intel.com/content/www/us/en/programmable/documentation/wry1479165198810.html#thp1479167108381)

More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Stratix 10 L- and H-Tile Transceiver Native IP cores.

4.9. XGMII Error Handling (Link Fault)

The LL Ethernet 10G MAC supports link fault generation and detection.

When the MAC RX receives a local fault, the MAC TX starts sending remote fault status (0x9c000002) on the XGMII. If the packet transmission was in progress at the time, the remote fault bytes will override the packet bytes until the fault condition ceases.

When the MAC RX receives a remote fault, the MAC TX starts sending IDLE bytes (0x07070707) on its XGMII. If packet transmission was in progress at the time, the IDLE bytes will override the packet bytes until the fault condition ceases.

Low Latency Ethernet 10G MAC Intel[®] FPGA IP User Guide **[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Low%20Latency%20Ethernet%2010G%20MAC%20Intel%20FPGA%20IP%20User%20Guide%20(UG-01144%202019.07.16)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)** Send Feedback

The MAC considers the link fault condition has ceased if the client and the remote partner both receive valid data in more than 127 columns.

Figure 28. Fault Signaling

Figure 29. XGMII TX interface Transmitting Remote Fault Signal

Figure shows the timing for the XGMII TX interface transmitting the remote fault signal.

When you instantiate the MAC RX only variation, connect the

link_fault_status_xgmii_rx_data signal to the corresponding RX client logic to handle the link fault. Similarly, when you instantiate the MAC TX only variation, connect the link_fault_status_xgmii_tx_data signal to the corresponding TX client logic.

4.10. IEEE 1588v2

The IEEE 1588v2 option provides time stamp for receive and transmit frames in the LL Ethernet 10G MAC IP core designs. The feature consists of Precision Time Protocol (PTP). PTP is a protocol that accurately synchronizes all real time-of-day clocks in a network to a master clock.

The IEEE 1588v2 option has the following features:

- Supports 4 types of PTP clock on the transmit datapath:
	- Master and slave ordinary clock
	- Master and slave boundary clock
	- End-to-end (E2E) transparent clock
	- Peer-to-peer (P2P) transparent clock
- Supports PTP with the following message types:
	- PTP event messages—Sync, Delay_Req, Pdelay_Req, and Pdelay_Resp.
	- PTP general messages—Follow_Up, Delay_Resp, Pdelay_Resp_Follow_Up, Announce, Management, and Signaling.
- Supports simultaneous 1-step and 2-step clock synchronizations on the transmit datapath.
	- 1-step clock synchronization—The MAC function inserts accurate timestamp in Sync PTP message or updates the correction field with residence time.
	- 2-step clock synchronization—The MAC function provides accurate timestamp and the related fingerprint for all PTP message.
- Supports the following PHY operating speed random error:
	- $-$ 10 Gbps-Timestamp accuracy of \pm 1 ns
	- $-$ 5 Gbps-Timestamp accuracy of \pm 2 ns
	- $-$ 2.5 Gbps-Timestamp accuracy of \pm 2 ns
	- -1 Gbps-Timestamp accuracy of \pm 2 ns
	- $-$ 100 Mbps-Timestamp accuracy of \pm 5 ns
- Supports static error of \pm 3 ns across all speeds.

Note: The static error for Intel Stratix 10 devices is \pm 4 ns.

- Supports IEEE 802.3, UDP/IPv4, and UDP/IPv6 protocol encapsulations for the PTP packets.
- Supports untagged, VLAN tagged, and Stacked VLAN Tagged PTP packets, and any number of MPLS labels. The packet classifier under user control parses the packet (Ethernet packet or MPLS packet) and gives the IP core the required offset, at which either the Time of Day (ToD) or correction factor (CF) update can happen.
- Supports configurable register for timestamp correction on both transmit and receive datapaths.
- Supports ToD clock that provides streams of 64-bit and 96-bit timestamps. The 64-bit timestamp is for transparent clock devices and the 96-bit timestamp is for ordinary clock and boundary clock devices.

Related Information

[Intel 1588 System Solution](https://www.intel.com/content/www/us/en/programmable/documentation/kly1423707073680.html#kly1423707799755)

Describes the implementation of the IEEE 1588v2 feature.

4.10.1. Architecture

The following figure shows the overview of the IEEE 1588v2 feature.

Figure 30. Overview of IEEE 1588v2 Feature

4.10.2. TX Datapath

The IEEE 1588v2 feature supports 1-step and 2-step clock synchronizations on the TX datapath.

- For 1-step clock synchronization,
	- Timestamp insertion depends on the PTP device and message type.
	- The MAC function inserts a timestamp in the PTP packet when the client specifies the Timestamp field offset and asserts Timestamp Insert Request.
	- Depending on the PTP device and message type, the MAC function updates the residence time in the correction field of the PTP packet when the client asserts tx_etstamp_ins_ctrl_residence_time_update and Correction Field Update. The residence time is the difference between the egress and ingress timestamps.
	- For PTP packets encapsulated using the UDP/IPv6 protocol, the MAC function performs UDP checksum correction using extended bytes in the PTP packet.
	- The MAC function recomputes and reinserts CRC-32 into PTP packets each time the timestamp or correction field is updated, even when CRC insertion is disabled using the tx crc_control[1] register bit.
	- The format of timestamp supported includes 1588v1 and 1588v2.
	- The MAC function updates tx_egress_p2p_val[45:0] into correction field of PTP packet when the client asserts tx egress p2p update.
	- The MAC function updates asymmetry value into correction field of PTP packet when the client asserts tx egress asymmetry update. The asymmetry value is retrieved from configuration registers.
- For 2-step clock synchronization, the MAC function returns the timestamp and the associated fingerprint for all TX frames when the client asserts tx eqress timestamp request valid.

The following table summarizes the timestamp and correction field insertions for various PTP messages in different PTP clocks.

Sync | Yes ⁽⁵⁾ | No | Yes⁽⁵⁾ | No | No | Yes ⁽⁶⁾ | No | Yes ⁽⁶⁾ Delay_Req | No | No | No | No | No | Yes ⁽⁶⁾ | No | Yes ⁽⁶⁾ Pdelay_Req | No | No | No | No | No | Yes ⁽⁶⁾ | No | No Pdelay_Resp No $\left\{\begin{array}{c|c|c|c} \text{Yes} & \text{(5)} & \text{(6)} & \text{No} & \text{Yes} & \text{(6)} \\ \text{Yes} & \text{(5)} & \text{(6)} & \text{No} & \text{(6)} & \text{(6)} \\ \text{(6)} & \text{(6)} & \text{(6)} & \text{(6)} & \text{(6)} & \text{(6)} & \text{(6)} \\ \text{(7)} & \text{(8)} & \text{(9)} & \text{(10)} & \text{(11)} & \text{(12)} & \text{(13)} & \text{(14)} \\ \text{(15)} & \text{(16)} & \text{(17$

Table 19. Timestamp and Correction Insertion for 1-Step Clock Synchronization

⁽⁶⁾ Applicable when you assert the tx etstamp ins ctrl residence time update signal.

(6) *continued...*

 (5) Applicable only when 2-step flag in flagField of the PTP packet is 0.

4.10.3. RX Datapath

In the RX datapath, the IEEE 1588v2 feature provides a timestamp for all receive frames. The timestamp is aligned with the avalon_st_rx_startofpacket signal.

4.10.4. Frame Format

The MAC function, with the IEEE 1588v2 feature, supports PTP packet transfer for the following transport protocols:

- IEEE 802.3
- UDP/IPv4
- UDP/IPv6

4.10.4.1. PTP Packet in IEEE 802.3

The following figures show the structure and format of the PTP packet encapsulated in IEEE 802.3.

Figure 31. PTP packet in IEEE 802.3 Ethernet Frame

Notes: $FCS =$ Frame check sequence PTP = Precision Time Protocol

Figure 32. PTP Packet Format over IEEE 802.3

Note:

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

4.10.4.2. PTP Packet over UDP/IPv4

The following figures show the structure and format of the PTP packet encapsulated in UDP/IPv4. Checksum calculation is optional for the UDP/IPv4 protocol. The 1588v2 TX logic should set the checksum to zero.

Figure 33. PTP packet within UDP over IPv4 over Ethernet Frame

Figure 34. PTP Packet Format over UDP/IPv4

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

4.10.4.3. PTP Packet over UDP/IPv6

The following figures show the structure and format of the PTP packet transported over the UDP/IPv6 protocol. Checksum calculation is mandatory for the UDP/IPv6 protocol. You must extend 2 bytes at the end of the UDP payload of the PTP packet. The MAC function modifies the extended bytes to ensure that the UDP checksum remains uncompromised.

Figure 35. PTP packet within UDP over IPv6 over Ethernet Frame

Figure 36. PTP Packet Format over UDP/IPv6

Note:

(1) For packets with VLAN or Stacked VLAN tag, add 4 or 8 octets offsets before the length/type field.

5. Configuration Registers

The LL Ethernet 10G MAC Intel FPGA IP core provides a total of 4Kb register space that is accessible via the Avalon-MM interface. Each register is 32 bits wide. Access only registers that apply to the variation of the MAC IP core you are using and enabled features. For example, if you are using the MAC RX only variation, avoid accessing registers specific to the MAC TX only variation. Accessing reserved registers or specific registers to variations that you are not using may produce non-deterministic behavior.

5.1. Register Map

Table 20. Register Map

5.1.1. Mapping 10-Gbps Ethernet MAC Registers to LL Ethernet 10G MAC Registers

Use this table to map the legacy Ethernet 10-Gbps MAC registers to the LL Ethernet 10G MAC registers.

Table 21. Register Mapping

5.2. Register Access Definition

Table 22. Types of Register Access

5.3. Primary MAC Address

Table 23. Primary MAC Address

5.4. MAC Reset Control Register

This register is used only in 10G, 1G/10G, and 10M/100M/1G/10G operating modes.

Table 24. MAC Reset Control Register

| Word Offset | Register Name | Description | Access | HW Reset Value |
|------------------------------|----------------------|---|---------------|---|
| 0x001F 0x08FF | mac reset control | The user application can use the specified bits in this register to reset the MAC datapaths. The effect is the same as asserting the tx rst n or rx rst n signals. • Bit 0-TX datapath reset. 0: Stops the reset process. 1: Starts the reset process. Bits 7:1-reserved. Bit 8-RX datapath reset. 0: Stops the reset process. 1: Starts the reset process. Bits 31:9-reserved. If you turn on Use legacy Ethernet 10G MAC Avalon Memory-Mapped interface, the word offset is $0x08FF$. Otherwise, the word offset is 0×001 F. | RW | 0x0 |

5.5. TX_Configuration and Status Registers

Table 25. TX Configuration and Status Registers

⁽⁷⁾ This register is used only when you turn on **Enable preamble pass-through mode** option. It is reserved when not used.

5.6. Flow Control Registers

Table 26. Flow Control Registers

⁽⁸⁾ This register is used only when you turn on the **Enable preamble pass-through mode** option. It is reserved when not used.

5.7. Unidirectional Control Registers

Table 27. Unidirectional Control Registers

5.8. RX Configuration and Status Registers

Table 28. RX Configuration and Status Registers

| Word Offset | Register Name | Description | Access | HW Reset Value |
|------------------------------|----------------------|---|---------------|---|
| 0×00 A 0 | rx_transfer_control | Bit 0-RX path enable. \bullet 0: Enables the RX path. 1: Disables the RX path. The MAC IP core drops all incoming frames. Bits 31:1-reserved. \bullet A change of value in this register takes effect at a packet boundary. Any transfer in progress is not affected. | RW | 0x0 |
| 0x00A2 | rx_transfer_status | The MAC sets the following bits to indicate the status of the RX datapath. Bits 7:0-reserved. Bit 8: RX datapath status. \bullet 0: The RX datapath is idle. 1: An RX data transfer is in progress. Bits 11:9-reserved. \bullet Bit 12: RX datapath reset status. \bullet 0: The RX datapath is not in reset. 1: The RX datapath is in reset. | _{RO} | 0x0 |
| | | | | continued |

⁽⁹⁾ This register is used when you turn on **Enable unidirectional feature**. It is reserved when not used.

| Word Offset | Register Name | Description | Access | HW Reset Value |
|-----------------------|-------------------------------------|---|---------------|---|
| 0x00A4 | rx_padcrc_control | Bits [1:0]-Padding and CRC removal on receive. 00: Retains the padding bytes and CRC field, and forwards them to the client. 01: Retains only the padding bytes. The MAC IP core removes the CRC field before it forwards the RX frame to the client. 11: Removes the padding bytes and CRC field before the RX frame is forwarded to the client. 10: Reserved. • Bits 31:2-reserved. Configure this register before you enable the MAC IP core for operations. | RW | 0x1 |
| 0x00A6 | rx_crccheck_control | CRC checking on receive. Bit 0-always set this bit to 0. Bit 1-CRC checking enable. 0: Ignores the CRC field. 1: Checks the CRC field and reports the status to avalon_st_rx_error[1] and avalon_st_rxstatus_error. Bits 31:2-reserved. Configure this register before you enable the MAC IP core for operations. | RW | 0x2 |
| 0x00A8 | rx_custom_preamble_forward (10) | Bit 0-configures the forwarding of the custom preamble to the client. 0: Removes the custom preamble from the RX frame. 1: Retains and forwards the custom preamble to the client. Bits 31:1-reserved. Configure this register before you enable the MAC IP core for operations. | RW | 0x0 |
| 0x00AA | rx_preamble_control ⁽¹⁰⁾ | Bit 0-preamble passthrough enable on \bullet receive. 0: Disables preamble passthrough. The MAC IP core checks for START and SFD during packet decapsulation process. 1: Enables preamble passthrough. The MAC IP core checks only for START during packet decapsulation process. Bits 31:1-reserved. Configure this register before you enable the MAC IP core for operations. | RW | 0x0 |
| 0x00AC | rx frame control | Configure this register before you enable the MAC IP core for operations. Bit 0-EN_ALLUCAST 0: Filters RX unicast frames using the primary MAC address. The MAC IP core drops unicast frames with a destination address other than the primary MAC address. 1: Accepts all RX unicast frames. | RW | 0x3 continued |

⁽¹⁰⁾ This register is used only when you turn on the **Enable preamble pass-through mode** option. It is reserved when not used.

⁽¹¹⁾ This register is used only when you turn on the **Enable priority-based flow control (PFC)** option. It is reserved when not used.

Related Information

- [Length Checking](#page-47-0) on page 48
- [Statistics Registers](#page-91-0) on page 92

5.9. Timestamp Registers

The TX and RX timestamp registers are available when you turn on the **Enable time stamping** parameter. Otherwise, these registers are reserved.

Table 29. Timestamp Registers

Related Information

[Calculating Timing Adjustments](#page-88-0) on page 89

5.9.1. Calculating Timing Adjustments

You can derive the required timing adjustments in ns and fns from the hardware PMA delay.

Table 31. Hardware PMA Delay

(12) For 10G, 1 UI is 97 ps. For 2.5G, 1 UI is 320 ps. For 10M/100M/1G,1 UI is 800 ps.

(13) Valid for the HSSI clock routing using periphery clock. Other clocking scheme might result in deviation of a few ns.

The example below shows the required calculation for a 10M – 10GbE design targeting a Stratix V device.

Table 32. Example: Calculating RX Timing Adjustments for 10M – 10GbE Design in a Stratix V Device

Related Information

[Timestamp Registers](#page-84-0) on page 85

5.10. ECC Registers

The ECC registers are used when you turn on **Enable ECC on memory blocks**. They are reserved when not used.

Table 33. ECC Registers

5.11. Statistics Registers

Statistics counters with prefix tx collect statistics on the TX datapath; prefix rx collect statistics on the RX datapath. The counters collect statistics for the following frames:

- Good frame—error-free frames with a valid frame length.
- Error frame—frames that contain errors or with an invalid frame length.
- Invalid frame—frames that are not supported by the MAC IP core or its current configuration. For example, if the MAC is configured to receive all unicast frames, unicast frames are considered valid because address filtering is disabled. The MAC drops invalid frames.

Most of the statistics counters are 36 bits wide and occupy two offsets. The user application must first read the lower 32 bits followed by the upper 4 bits.

- The lower 32 bits of the counter occupy the first offset.
- The upper 4 bits of the counter occupy bits 3:0 at the second offset.
- Bits 31:5 at the second offset are reserved.

Consider the following guidelines when using the statistics counters:

- Memory-based statistics counters may not be accurate when the MAC IP core receives or transmits back-to-back undersized frames. On the TX datapath, you can enable padding to avoid this situation. Undersized frames are frames with less than 64 bytes.
- Do not access the statistics counters when the TX and RX datapaths reset are in progress. Doing so can lead to unpredictable results.

Table 34. TX and RX Statistics Registers

6. Interface Signals

Related Information

[Interfaces](#page-35-0) on page 36 Overview of the interfaces and signals.

6.1. Clock and Reset Signals

The LL Ethernet 10G MAC Intel FPGA IP core operates in multiple clock domains. You can use different sources to drive the clock and reset domains. You can also use the same clock source as specified in the description of each signal.

Table 35. Clock and Reset Signals

| Signal | Operating Mode | Direction | Width | Description |
|---------------|--|------------------|--------------|--|
| tx 312 5 clk | 10G, 1G/ 10G, 1G/2.5G/ 10G, 10M/ 100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G | In | $\mathbf{1}$ | 312.5 MHz clock for the MAC TX datapath when the Enable 10GBASE-R register mode is disabled. You may use the same clock source for this clock and rx 312 5 clk. |
| tx xcvr clk | 10G | In | $\mathbf{1}$ | 322.265625 MHz clock for the MAC TX datapath when the Enable 10GBASE-R register mode is enabled. |
| tx 156 25 clk | 10G, 1G/ 10G, 1G/2.5G/ 10G, 10M/ 100M/1G/ 2.5G/5G/10G (USXGMII), 10M/100M/1G/ 10G, 10M/ 100M/1G/ 2.5G/10G | In | $\mathbf{1}$ | 156.25 MHz clock for the MAC TX datapath when you choose to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon-ST TX data interface or XGMII. This feature is not available when the Enable 10GBASE-R register mode is enabled. Intel recommends that this clock and tx 312 5 clk share the same clock source. This clock must be synchronous to $tx_312_5_$ clk. Their rising edges must align and must have 0 ppm and phase- shift. |
| | 1G/2.5G, 10M/ 100M/1G/2.5G | Tn | $\mathbf{1}$ | 156.25 MHz clock for the Avalon-ST TX data interface. |
| tx_rst_n | All | In | $\mathbf{1}$ | Active-low asynchronous reset in the tx 312 5 clk clock domain for the MAC TX datapath. For the reset requirements, refer to the related links. |
| continued | | | | |

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

Related Information

- [Reset Requirements](#page-54-0) on page 55
- [Avalon-ST Data Interface Clocks](#page-102-0) on page 103
- [IEEE 1588v2 Interface Clocks](#page-117-0) on page 118

6.2. Speed Selection Signal

Table 36. Speed Selection Signal

6.3. Error Correction Signals

The error correction signals are present only when you turn on the ECC option.

Table 37. Error Correction Signals

| Signal | Direction | Width | Description |
|--------------------|------------------|--------------|--|
| ecc err det corr | Out | | The MAC IP core can indicate detected and corrected ECC errors using the ecc status register, or both the register and this signal. This signal indicates the state of the ecc_status[0] register bit when the ecc enable [0] register bit is set to 1. This signal is 0 when the ecc enable [0] register bit is set to 1. |
| ecc err det uncorr | Out | | The MAC IP core can indicate detected and uncorrected ECC errors using the ecc status register, or both the register and this signal. This signal indicates the state of the ecc status[1] register bit when the ecc enable ^[1] register bit is set to 1. This signal is 0 when the ecc enable $[1]$ register bit is set to 1. |

6.4. Unidirectional Signals

The signals below are present when you turn on the **Unidirectional feature** option. This feature is available only in 10G operating mode.

Table 38. Unidirectional Signals

6.5. Avalon-MM Programming Signals

Table 39. Avalon-MM Programming Signals

6.6. Avalon-ST Data Interfaces

6.6.1. Avalon-ST TX Data Interface Signals

Table 40. Avalon-ST TX Data Interface Signals

6.6.2. Avalon-ST RX Data Interface Signals

Table 41. Avalon-ST RX Data Interface Signals

Related Information

[Frame Type Checking](#page-47-0) on page 48

6.6.3. Avalon-ST Data Interface Clocks

Table 42. Clock Signals for the Avalon-ST Data Interfaces

Related Information

[Clock and Reset Signals](#page-96-0) on page 97

6.7. Avalon-ST Flow Control Signals

Table 43. Avalon-ST Flow Control Signals

6.8. Avalon-ST Status Interface

6.8.1. Avalon-ST TX Status Signals

Table 44. Avalon-ST TX Status Signals

Related Information

[Length Checking](#page-47-0) on page 48 Describes how the MAC IP core checks the frame and payload lengths.

6.8.2. Avalon-ST RX Status Signals

Related Information

[Length Checking](#page-47-0) on page 48 Describes how the MAC IP core checks the frame and payload lengths.

6.9. PHY-side Interfaces

6.9.1. XGMII TX Signals

The signals below are present in the following operating modes: 10G, 1G/10G, 1G/ 2.5G/10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G, and 10M/ 100M/1G/2.5G/10G.

Table 46. XGMII TX Signals

6.9.2. XGMII RX Signals

The signals below are present in the following operating modes: 10G, 1G/10G, 1G/ 2.5G/10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G, and 10M/ 100M/1G/2.5G/10G.

Table 47. XGMII Receive Signals

6.9.3. GMII TX Signals

Table 48. GMII TX Signals

6.9.4. GMII RX Signals

Table 49. GMII RX Signals

6.9.5. MII TX Signals

The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G operating modes.

Note: For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only tx_clkena signal is available.

Table 50. MII TX Signals

6.9.6. MII RX Signals

The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G operating modes.

Note: For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only rx_clkena signal is available.

Table 51. MII RX Signals

6.10. IEEE 1588v2 Interfaces

6.10.1. IEEE 1588v2 Egress TX Signals

The signals below are present when you select the **Enable time stamping** option. This feature is available in the following operating modes: 10G, 1G/10G, 10M/ 100M/1G/10G, 1G/2.5G, 1G/2.5G/10G (Intel Stratix 10 devices only), and 10M/ 100M/1G/2.5G/5G/10G (USXGMII) (Intel Stratix 10 devices only).

Table 52. IEEE 1588v2 Egress TX Signals

Table 53. IEEE 1588v2 Egress TX Signals—1-step Mode

These signals apply to 1-step operation mode only.

Related Information

[Timestamp Registers](#page-84-0) on page 85

Provides more information about the tx_asymmetry register.

6.10.2. IEEE 1588v2 Ingress RX Signals

The signals below are present when you select the **Enable time stamping** option. This feature is available in the following operating modes: 10G, 1G/10G, 10M/ 100M/1G/10G, and 1G/2.5G, 1G/2.5G/10G (Intel Stratix 10 devices only), and 10M/ 100M/1G/2.5G/5G/10G (USXGMII) (Intel Stratix 10 devices only).

Table 54. IEEE 1588v2 Ingress RX Signals

6.10.3. IEEE 1588v2 Interface Clocks

Table 55. Clock Signals for the IEEE 1588V2 Interfaces

Related Information

[Clock and Reset Signals](#page-96-0) on page 97

7. Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives

If an IP core version is not listed, the user guide for the previous IP core version applies.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

8. Document Revision History for the Low Latency Ethernet 10G MAC Intel FPGA IP User Guide

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

