





LMR43620-Q1, LMR43610-Q1 SNVSBE0E – OCTOBER 2020 – REVISED JUNE 2022

LMR436x0-Q1, 36-V, 1-A/2-A Buck Converter with <2.5 µA I_Q at 150°C T_{JMAX} in 4-mm² HotRod[™] QFN

1 Features


Texas

INSTRUMENTS

- AEC-Q100-qualified for automotive applications:
 Temperature grade 1: -40°C to +125°C, T_A
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Greater than 85% efficiency at 1 mA
 - 1.2-µA total non-switching I_Q at 13.5 $V_{IN},$ fixed 3.3 V_{OUT}
- Miniature solution size and low component cost
 - 2-mm × 2-mm HotRod[™] package with wettable flanks
 - Internal compensation
- Optimized for ultra-low EMI requirements
 - Spread spectrum reduces peak emissions
 - Meets CISPR25 Class 5 standard
 - Pin selectable FPWM mode for constant frequency at light loads with MODE/SYNC pin
 - F_{SW} synchronization with MODE/SYNC pin
- Designed for automotive applications
 - Junction temperature range: –40°C to +150°C
 - Supports 42-V automotive load dump
 - Supports 3-V_{IN} for automotive cold crank
 - Adjustable up to 95% of V_{IN}, 3.3-V and 5-V fixed V_{OUT} options available
- · Suitable for scalable power supplies
 - Adjustable F_{SW}: 200 kHz to 2.2 MHz (RT pin)
 - Pin compatible with:
 - LMR36506-Q1 (65 V, 600 mA)
 - LMR36503-Q1 (65 V, 300 mA)

2 Applications

- Advanced driver assistance systems: radar ECU
- Infotainment and cluster: head unit, eCall
- Body electronics and lighting



Typical Solution Size (10 mm × 10 mm)

3 Description

The LMR436x0-Q1 is the industry's smallest 36-V, 2-A and 1-A synchronous step-down DC/DC converters in a 2-mm \times 2-mm HotRod package. This easy-to-use converter supports a wide input voltage range of 3.0 V to 36 V with transients up to 42 V.


The LMR43620-Q1 is specifically designed to meet low standby power requirements for always on, automotive applications. Auto mode enables frequency foldback when operating at light loads, allowing an unloaded current consumption of 1.5 μ A at 13.5 V_{IN} and high light load efficiency. A seamless transition between PWM and PFM modes along with very low MOSFET ON resistances provide exceptional efficiency across the entire load range.

The control architecture and feature set are optimized for an ultra-small solution size. The device uses peak current mode control to minimize output capacitance. The LMR436x0-Q1 minimizes input filter size by utilizing dual random spread spectrum, a low-EMI HotRod package, and an optimized pinout. The MODE/SYNC and RT pin variants can be used to set or synchronize the frequency between 200 kHz and 2.2 MHz to avoid noise sensitive frequency bands.

The rich feature set of the LMR436x0-Q1 is designed to simplify implementation for a wide range of automotive end equipments.

L	Device Informatio	n
PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
LMR43620-Q1	VQFN-HR (9)	2.00 mm × 2.00 mm
LMR43610-Q1		2.00 mm * 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency: V_{OUT} = 3.3 V (Fixed), 2.2 MHz

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Device Comparison Table	4
6 Pin Configuration and Functions	<mark>5</mark>
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	<mark>6</mark>
7.3 Recommended Operating Conditions	
7.4 Thermal Information	7
7.5 Electrical Characteristics	7
7.6 System Characteristics	9
7.7 Typical Characteristics	10
8 Detailed Description	11
8.1 Overview	11
8.2 Functional Block Diagram	12
8.3 Feature Description	13
8.4 Device Functional Modes	

9 Application and Implementation	.29
9.1 Application Information	
9.2 Typical Application	
9.3 What to Do and What Not to Do	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates.	.47
12.4 Support Resources	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	48
13.1 Mechanical Data	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision D (March 2022) to Revision E (June 2022)	Page
•	Included 2 new rows for 400 kHz and 1 MHz switching frequency data under the RT Pin section of the Electrical Characteristics table.	6
•	Added 400-kHz and 1-MHz auto efficiency curves into Section 9.2.3	36
•	Replaced Figure 9-23 and Figure 9-24	
•	Added Figure 9-27 and Figure 9-28	
•	Included an alternate ferrite bead part number in Figure 9-29. Updated Figure 9-30 with the RT pin and	
	included additional BOMs in Table 9-5 for 5-V _{OUT} fixed 2.2 MHz, 3.3 -V _{OUT} fixed 1 MHz and 400 kHz	36
С	hanges from Revision C (December 2021) to Revision D (March 2022)	Page
•	Added functional safety bullet in the Features section	1
•	Changed title to reflect less than 2.5-µA I _Q .	1
•	Updated efficiency graph on front page, and replaced mention of pseudorandom spread spectrum with o	dual
	random spread spectrum.	
•	Updated Section 5 and included links to Device Nomenclature legend	4
•	Updated BOOT nomenclature in Absolute Maximum Ratings	<mark>6</mark>
•	Combined Electrical Characteristics table, Timing, and Switching characteristics tables. Included 5-V fixe	ed
	output device information and included 1-A device current limit specifications. Added spread spectrum	~
	specification.	6
•	Updated BOOT nomenclature in the Electrical Characteristics table	
•	Changed pseudorandom to dual random spread spectrum	
•	Updated enable behavior and start-up images as well as V _{EN-WAKE} from 0.4 V to 0.5 V	
•	Corrected PGOOD nomenclature	
•	Corrected VCC rail voltage and clarified information.	
•	Updated BOOT nomenclature	
•	Corrected type of spread spectrum used by device	
•	Corrected current limit nomenclature.	
•	Corrected information in Section 8.3.12	
•	Corrected the enable wake-up threshold voltage from 0.4 V to 0.7 V	23



•	Removed information regarding VCC UVLO levels to remain consistent with information provided in the Electrical Characterisitcs.	23
•	Updated the nomenclature of the minimum input voltage from V _{IN_R} to V _{INMIN} to align with the Electrical Characteristics.	
•	Changed I _{PEAK-MIN} to I _{PEAKMIN} to align with Electrical Characteristics nomenclature	
	Changed FB to VOUT/FB to align with pin nomenclature	
	Updated Figure 9-1 to reflect RT pin.	
	Changed 'pin 8' to 'VOUT/FB' in Section 9.2.2.2	
	Changed I _{LIMIT} and I _{SC} to I _{VALMAX}	
	Included maximum C _{FF} limit.	
	Added 5-V fixed in Section 9.2.3	
•	Included Section 12.1.2	46




5 Device Comparison Table

ORDERABLE PART NUMBER (1)	OUTPUT CURRENT	OUTPUT VOLTAGE	EXTERNAL SYNC	F _{SW}	SPREAD SPECTRUM
LMR43620MSC3RPERQ1	2 A	3.3V Fixed / Adjustable	Yes (PFM/FPWM Selectable)	Fixed 2.2 MHz	Yes
LMR43620MSC5RPERQ1	2 A	5-V Fixed / Adjustable	Yes (PFM/FPWM Selectable)	Fixed 2.2 MHz	Yes
LMR43620RS3QRPERQ1	2 A	3.3-V Fixed / Adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43620RS5QRPERQ1	2 A	5-V Fixed / Adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43610MSC3RPERQ1	1 A	3.3V Fixed / Adjustable	Yes (PFM/FPWM Selectable)	Fixed 2.2 MHz	Yes
LMR43610MSC5RPERQ1	1 A	5-V Fixed / Adjustable	Yes (PFM/FPWM Selectable)	Fixed 2.2 MHz	Yes
LMR43610RS3QRPERQ1	1 A	3.3-V Fixed / Adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes
LMR43610RS5QRPERQ1	1 A	5-V Fixed / Adjustable	No (Default PFM at light load)	Adjustable with RT resistor	Yes

(1) For more information on device orderable part numbers, see Section 12.1.2.



6 Pin Configuration and Functions



- A. See Section 5 for more details. Pin 1 is factory-set for externally adjustable switching frequency RT variants only.
- B. Pin 1 factory-set for fixed switching frequency MODE/SYNC variants only.

Figure 6-1. 9-Pin (2 mm × 2 mm) VQFN-HR RPE Package (Top View)

Table 6-1. Pin Functions

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	RT or MODE/SYNC	A	For the RT variant, the switching frequency can be adjusted from 200 kHz to 2.2 MHz. For the MODE/SYNC variant, it can operate in user-selectable PFM/FPWM mode and can be synchronized to an external clock. <i>Do not float this pin</i> .	
2	PGOOD	A	Open-drain power-good flag output. Connect to a suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. It goes low when EN = low. It can be open or grounded when not used.	
3	EN/UVLO	A	Enable input to regulator. High = ON, low = OFF. Can be connected directly to VIN. <i>Do not float this pin.</i>	
4	VIN	Р	Input supply to regulator. Connect a high-quality bypass capacitor or capacitors directly to this pin and GND.	
5	SW	Р	Regulator switch node. Connect to power inductor.	
6	BOOT	Р	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin.	
7	VCC	Р	Internal LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality $1-\mu F$ capacitor from this pin to GND.	
8	VOUT/FB	A	Fixed output options and adjustable output options are available with the VOUT/FB pin variant. Connect to the output voltage node for fixed VOUT. Connect to tap point of feedback voltage divider for adjustable VOUT. See Section 9.2.2.2.1 for how to select feedback resistor divider values. Check Section 5 for more details. <i>Do not float this pin.</i>	
9	GND	G	Power ground terminal. Connect to system ground. Connect to C _{IN} with short, wide traces.	
A = Ana	alog, P = Power, G = G	round		



7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range ⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
	VIN to GND	-0.3	42	V
	SW to GND	-0.3	V _{IN} + 0.3	V
	BOOT to SW	-0.3	5.5	V
Voltaga	VCC to GND	-0.3	5.5	V
Voltage	VOUT/FB to GND	-0.3	16	V
	SYNC/MODE or RT to GND	-0.3	5.5	V
	PGOOD to GND	-0.3	20	V
	EN to GND	-0.3	42	V
Temperature	T _J , Junction temperature	-40	150	°C
Temperature	T _{stg} , Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

	Electrostatic discharge		VALUE	UNIT	
		Electrostatic discharge		±2000	V
V((ESD)		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C5	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

		MIN	MAX	UNIT
	Input voltage range for start-up	3.6	36	V
VIN	Input voltage range after start-up	3.0	36	v
V _{OUT}	Output voltage range with adjustable output voltage setup	1	0.95 × V _{IN}	V
I _{OUT}	LMR43620-Q1 continuous DC output current range	0	2	А
I _{OUT}	LMR43610-Q1 continuous DC output current range	0	1	А
TJ	Operating junction temperature	-40	150	°C



7.4 Thermal Information

The value of $R_{\theta JA}$ in this table is only valid for comparison with other packages. These values were calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board. They do not represent the performance obtained in an actual application. For example, a 4-layer PCB can achieve a $R_{\theta JA}$ = 50°C/W.

		LMR436x0-Q1	
	THERMAL METRIC (1)	RPE (VQFN-HR)	UNIT
		9 PINS	
R _{0JA}	Junction-to-ambient thermal resistance for LMR43620MQ3EVM-2M	50	°C/W
R _{0JA}	Junction-to-ambient thermal resistance	84.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	47.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	26.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	25.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMHETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VC	DLTAGE (VIN PIN)	· · · ·				
V _{INMIN}	Input voltage rising threshold for start- up	Before start-up	3.2	3.35	3.5	V
	Input voltage falling threshold	Once operating	2.45	2.7	3	V
I _{SD(VIN)}	Shutdown quiescent current at the VIN pin	EN = 0 V		0.25	1	μA
I _{QVIN(nonsw)}	Non-switching input current; measured at the VIN pin ⁽¹⁾	Fixed 5.0-V V _{OUT} , V _{VOUT/FB} = 5.25 V		1.6	3	μA
I _{QVIN(nonsw)}	Non-switching input current; measured at the VIN pin ⁽¹⁾	Fixed 3.3-V V _{OUT} , V _{VOUT/FB} = 3.47 V		1.2	2.2	μA
ENABLE (E	N PIN)				ŀ	
V _{EN-WAKE}	EN wake-up threshold		0.5	0.7	1	V
V _{EN-VOUT}	Precision enable rising threshold for V _{OUT}		1.16	1.23	1.3	V
V _{EN-HYST}	Enable hysteresis below V _{EN-VOUT}		0.3	0.35	0.4	V
I _{LKG-EN}	Enable pin input leakage current	V _{EN} = V _{IN} = 13.5 V		10		nA
INTERNAL	LDO (VCC PIN)	· · · ·				
V _{CC}	VCC pin output voltage	V _{FB} = 0 V, I _{VCC} = 1 mA	3.1	3.3	3.45	V
VOLTAGE F	EEDBACK (VOUT/FB PIN)				ŀ	
V _{OUT}	Output voltage accuracy for fixed V_{OUT}	3.3-V V _{OUT} , V _{IN} = 3.6 V to 36 V, FPWM mode	3.27	3.3	3.33	V
V _{OUT}	Output voltage accuracy for fixed V_{OUT}	5-V V _{OUT} , V _{IN} = 5.5 V to 36 V, FPWM mode	4.94	5.00	5.06	V
V _{FB}	Internal reference voltage accuracy	V _{OUT} = 1 V, V _{IN} = 3.0 V to 36 V, FPWM mode	0.99	1.00	1.01	V
I _{FB(LKG)}	FB input current	Adjustable configuration, FB = 1 V		10		nA
CURRENT	IMITS				I	
I _{PEAKMAX}	High-side peak current limit	LMR43610-Q1	1.4	1.8	2.1	А
IVALMAX	Low-side valley current limit	LMR43610-Q1	0.85	1.1	1.4	А
IPEAKMIN	Minimum peak current limit	LMR43610-Q1, auto mode	0.17	0.27	0.4	Α

Copyright © 2023 Texas Instruments Incorporated



Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMHETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NEGMIN	Low-side valley current negative limit	LMR43610-Q1, FPWM mode	–1	-0.8	-0.6	А
PEAKMAX	High-side peak current limit	LMR43620-Q1	2.8	3.4	3.9	А
VALMAX	Low-side valley current limit	LMR43620-Q1	1.9	2.2	2.53	А
PEAKMIN	Minimum peak current limit	LMR43620-Q1, auto mode	0.37	0.5	0.65	А
NEGMIN	Negative current limit	LMR43620-Q1, FPWM mode	-1	-0.8	-0.6	А
zc	Zero-cross current limit	Auto mode	30	80	135	mA
POWER GO	OD (PGOOD PIN)				l l	
- GD _{OV}	PGOOD upper threshold – rising	% of VOUT/FB (fixed or adjustable output)	104%	108%	111%	
PGD _{UV}	PGOOD upper threshold – falling	% of VOUT/FB (fixed or adjustable output)	89%	91%	94.2%	
	PGOOD recovery hysteresis for OV	% of VOUT/FB target regulation voltage	2%	2.4%	2.8%	
PGD _{HYST}	PGOOD recovery hysteresis for UV	% of VOUT/FB target regulation voltage	1.1%	3.3%	5.9%	
V _{PGD-VAL}	Minimum V _{IN} for PGOOD function	V _{EN} = 0 V, R _{PGD_PU} = 10 kΩ			1.5	V
R _{PGD}	PGOOD ON resistance	V _{EN} = 3.3 V, 200-µA pullup current			100	Ω
R _{PGD}	PGOOD ON resistance	V _{EN} = 0 V, 200-µA pullup current			100	Ω
RESET_FILTE	PGOOD deglitch delay at falling edge		25	40	75	μs
PGOOD_ACT	Delay time to PGOOD high signal		1.35	2.5	4	ms
SOFT STAR	т	· · · · · · · · · · · · · · · · · · ·			I	
ss	Time from first SW pulse to VOUT/FB at 90% of set point		2	3.5	4.6	ms
HICCUP	Time in hiccup before retry soft start		30	50	75	ms
OSCILLATO	R (SYNC/MODE PIN)	11				
PULSE_H	High duration needed to be recognized as a pulse		100			ns
PULSE_L	Low duration needed to be recognized as a pulse		100			ns
SYNC	High/low level pulse maximum duration to be recognized as a valid clock signal				6	μs
MODE	Time at one level needed to indicate FPWM or auto mode		12.5			μs
SYNC	Frequency SYNC range		0.2		2.5	MHz
V _{MODE_L}	SYNC/MODE input voltage low level threshold				1	V
V _{MODE_H}	SYNC/MODE input voltage high level threshold		1.6			V
OSCILLATO	R (RT PIN)				I	
SW(1MHz)	Switching frequency with internal fixed 1-MHz setting	RT pin tie to VCC	900	1000	1070	kHz
FSW(2p2MHz)	Switching frequency with fixed 2.2 MHz	RT pin tied to GND	2100	2200	2300	kHz
=SW(Adj)	Accuracy of external frequency, 400 kHz	R _{RT} = 39.2 kΩ 0.1% resistor	340	400	460	kHz
SPREAD SP	ECTRUM	1]				
DeltaFc	Frequency increase/decrease from spread spectrum of internal oscillator	DRSS		±4%		
SWITCH NO						



Limits apply over the recommended operating junction temperature range of -40° C to $+150^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: V_{IN} = 13.5 V.

	PARAMHETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{ON-MIN}	Minimum HS switch on time	FPWM mode I _{OUT} = 1 A, 2.2-MHz fixed		65	75	ns
t _{OFF-MIN}	Minimum HS switch off time			60	85	ns
t _{ON-MAX}	Maximum HS switch on time	HS timeout in dropout	6	9	13	μs
POWER STA	AGE					
V _{BOOT_UVLO}	Voltage on BOOT is compared to SW, which turns off the high-side switch.			2.1		V
R _{DSON-HS}	High-side MOSFET on-resistance	Load = 1 A		132	260	mΩ
R _{DSON-LS}	Low-side MOSFET on-resistance	Load = 1 A		75	140	mΩ

(1) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.


7.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^{\circ}$ C only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of $T_J = -40^{\circ}$ C to 150° C. These specifications are not ensured by production testing.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY CUP	RENT		L		
		V_{IN} = 13.5 V, fixed 3.3-V V_{OUT} , I_{OUT} = 0 A, auto mode	1.5		μA
I _{QVIN}	Input current to V _{IN}	V_{IN} = 13.5 V, fixed 5-V V_{OUT} , I_{OUT} = 0 A, auto mode	2		μA
POWER STA	GE				
	Input to output voltage differential to	V _{OUT} = 3.3 V, fixed 2.2 MHz, I _{OUT} = 1 A	0.2		V
V _{DROP1}	maintain V_{OUT} regulation \ge 95%, with frequency foldback	V _{OUT} = 5 V, fixed 2.2 MHz, I _{OUT} = 1 A	0.2		V
	Input to output voltage differential to maintain V_{OUT} regulation $\ge 95\%$ and $f_{SW} \ge 1.85$ MHz	V _{OUT} = 3.3 V, fixed 2.2 MHz, I _{OUT} = 1 A	0.7		V
V _{DROP2}	Input to output voltage differential to maintain V_{OUT} regulation $\ge 95\%$ and $f_{SW} \ge 1.85$ MHz	V _{OUT} = 5 V, fixed 2.2 MHz trim, I _{OUT} = 1 A	0.9		V
6		While in frequency foldback	98%		
D _{MAX}	Maximum switch duty cycle	f _{sw} = 1.85 MHz, V _{OUT} = 5.0 V, I _{OUT} = 1 A	87%		
R _{FBPARA(min)}	Minimum value of the parallel feedback resistors: R _{FBT} //R _{FBB}		5		kΩ
PROTECTIO	N		l		
T _{SD(trip)}	Thermal shutdown temperature	Shutdown temperature	158 168	186	°C
T _{SD(hyst)}	Thermal shutdown temperature	Recovery temperature	15	20	°C



7.7 Typical Characteristics



Unless otherwise specified, the following conditions apply: T_A = 25°C, V_{IN} = 13.5 V



8 Detailed Description

8.1 Overview

The LMR436x0-Q1 is a wide input, low-quiescent current, high-performance regulator that can operate over a wide range of duty ratio and switching frequencies, including sub-AM band at 400 kHz and above AM band at 2.2 MHz. During wide input transients, if the minimum on time or the minimum off time cannot support the desired duty ratio at the higher switching frequency settings, the switching frequency is reduced automatically, allowing the LMR436x0-Q1 to maintain the output voltage regulation. With an internally compensated design optimized for minimal output capacitors, the system design process with the LMR436x0-Q1 is simplified significantly compared to other buck regulators available in the market.


The LMR436x0-Q1 is designed to minimize external component cost and solution size while operating in all demanding automotive environments. The LMR436x0-Q1 family includes variants that can be set up to operate over a wide switching frequency range, from 200 kHz to 2.2 MHz, with the correct resistor selection from the RT pin to ground. To further reduce system cost, the PGOOD output feature with built-in delayed release allows the elimination of the reset supervisor in many applications.

The LMR436x0-Q1 family is designed to reduce EMI/EMC emissions. The design includes a dual random spread spectrum switching frequency dithering scheme, has no bond-wire flip-chip on the lead (HotRod[™]) package, and is available with the MODE/SYNC feature (select variants), allowing synchronization to an external clock, when available. Together, these features eliminate the need for any common-mode choke or shielding or any elaborate input filter design scheme, greatly reducing the complexity and cost of the EMI/EMC mitigation measures.

The LMR436x0-Q1 comes in an ultra-small 2-mm × 2-mm QFN package with wettable flanks, allowing for quick optical inspection along with specially designed corner anchor pins for reliable board level solder connections.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Enable, Start-Up, and Shutdown

Voltage at the EN pin controls the start-up or remote shutdown of the LMR436x0-Q1 family of devices. The part stays shut down as long as the EN pin voltage is less than $V_{EN-WAKE} = 0.5$ V. During shutdown, the input current drawn by the device typically drops down to 0.25 μ A ($V_{IN} = 13.5$ V). With the voltage at the EN pin greater than $V_{EN-WAKE}$, the device enters device standby mode and the internal LDO powers up to generate VCC. As the EN voltage increases further, approaching $V_{EN-VOUT}$, the device finally starts to switch, entering start-up mode with a soft start. During the device shutdown process, when the EN input voltage measures less than ($V_{EN-VOUT} - V_{EN-HYST}$), the regulator stops switching and re-enters device standby mode. Any further decrease in the EN pin voltage, below $V_{EN-WAKE}$, and the device is then firmly shut down. The high-voltage compliant EN input pin can be connected directly to the V_{IN} input pin if remote precision control is not needed. The EN input pin must not be allowed to float. The various EN threshold parameters and their values are listed in Section 7.5. Figure 8-2 shows the precision enable behavior and Figure 8-3 shows a typical remote EN start-up waveform in an application. Once EN goes high, after a delay of about 1 ms, the output voltage begins to rise with a soft start and reaches close to the final value in about 3.5 ms (t_{ss}). After a delay of about 2.5 ms (t_{PGOOD_ACT}), the PGOOD flag goes high. During start-up, the device is not allowed to enter FPWM mode until the soft-start time has elapsed. This time is measured from the rising edge of EN. Check Section 9.2.2.9 for component selection.




Figure 8-1. VIN UVLO Using the EN Pin






Figure 8-2. Precision Enable Behavior




Figure 8-3. Enable Start-Up V_{IN} = 12 V, V_{OUT} = 3.3 V, I_{OUT} = 2 A

8.3.2 External CLK SYNC (with MODE/SYNC)

It is often desirable to synchronize the operation of multiple regulators in a single system, resulting in a welldefined system level performance. The select variants in the LMR436x0-Q1 with the MODE/SYNC pin allow the power designer to synchronize the device to a common external clock. The LMR436x0-Q1 implements an in-phase locking scheme, where the rising edge of the clock signal, provided to the MODE/SYNC pin of the LMR436x0-Q1, corresponds to the turning on of the high-side device. The external clock synchronization is implemented using a phase locked loop (PLL), eliminating any large glitches. The external clock fed into the LMR436x0-Q1 replaces the internal free-running clock, but does not affect any frequency foldback operation. Output voltage continues to be well-regulated. The device remains in FPWM mode and operates in CCM for light loads when synchronization input is provided.

The MODE/SYNC input pin in the LMR436x0-Q1 can operate in one of three selectable modes:



- Auto mode: Pulse frequency modulation (PFM) operation is enabled during light load and diode emulation prevents reverse current through the inductor. See Section 8.4.3.2 for more details.
- FPWM mode: In FPWM mode, diode emulation is disabled, allowing current to flow backwards through the inductor. This allows operation at full frequency even without load current. See Section 8.4.3.3 for more details.
- SYNC mode: The internal clock locks to an external signal applied to the MODE/SYNC pin. As long as output voltage can be regulated at full frequency and is not limited by minimum off time or minimum on time, clock frequency is matched to the frequency of the signal applied to the MODE/SYNC pin. While the device is in SYNC mode, it operates as though in FPWM mode: diode emulation is disabled, allowing the frequency applied to the MODE/SYNC pin to be matched without a load.

8.3.2.1 Pulse-Dependent MODE/SYNC Pin Control

Most systems that require more than a single mode of operation from the LMR436x0-Q1 are controlled by digital circuitry such as a microprocessor. These systems can generate dynamic signals easily but have difficulty generating multi-level signals. Pulse-dependent MODE/SYNC pin control is useful with these systems. To initiate pulse-dependent MODE/SYNC pin control, a valid sync signal must be applied. Table 8-1 shows a summary of the pulse dependent mode selection settings.

MODE/SYNC INPUT	MODE			
> V _{MODE_H}	FPWM with spread spectrum factory setting			
< V _{MODE_L}	Auto mode with spread spectrum factory setting			
Synchronization Clock	SYNC mode			

Table 8-1. Pulse-Dependent Mode Selection Settings

Figure 8-4 shows the transition between auto mode and FPWM mode while in pulse-dependent MODE/SYNC control. The LMR436x0-Q1 transitions to a new mode of operation after the time, t_{MODE}. Figure 8-4 and Figure 8-5 show the details.




Figure 8-4. Transition from Auto Mode and FPWM Mode

If MODE/SYNC voltage remains constant longer than t_{MODE} , the LMR436x0-Q1 enters either auto mode or FPWM mode with spread spectrum turned on (if factory setting is enabled) and MODE/SYNC continues to operate in pulse-dependent scheme.




Figure 8-5. Transition from SYNC Mode to Auto Mode



(1)




Figure 8-6. Transition from SYNC Mode to FPWM Mode

8.3.3 Adjustable Switching Frequency (with RT)

The select variants in the LMR436x0-Q1 family with the RT pin allow the power designers to set any desired operating frequency between 200 kHz and 2.2 MHz in their applications. See Figure 8-7 to determine the resistor value needed for the desired switching frequency. The RT pin and the MODE/SYNC pin variants share the same pin location. The power supply designer can either use the RT pin variant and adjust the switching frequency of operation as warranted by the application or use the MODE/SYNC variant and synchronize to an external clock signal. See Table 8-2 for selection on programming the RT pin.

Table	8-2.	RT	Pin	Setting

RT INPUT	SWITCHING FREQUENCY				
VCC	1 MHz				
GND	2.2 MHz				
RT resistor to GND	Adjustable according to Figure 8-7				
Float (Not Recommended)	No switching				

Equation 1 can be used to calculate the value of RT for a desired frequency.

$$RT = \frac{18286}{Fsw^{1.021}}$$

where

- RT is the frequency setting resistor value (kΩ).
- F_{SW} is the switching frequency.




Figure 8-7. RT Values vs Frequency

8.3.4 Power-Good Output Operation

The power-good feature using the PGOOD pin of the LMR436x0-Q1 can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output remains low under device fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for any short duration excursions in the output voltage, such as during line and load transients. Output voltage excursions lasting less than $t_{RESET \ FILTER}$ do not trip the power-good flag. Power-



good operation can best be understood in reference to Figure 8-8. Table 8-3 gives a more detailed breakdown of the PGOOD operation. Here, $V_{PGD_{UV}}$ is defined as the PGD_{UV} scaled version of V_{OUT} (target regulated output voltage) and $V_{PGD_{HYST}}$ as the PGD_{HYST} scaled version of V_{OUT} , where both PGD_{UV} and PGD_{HYST} are listed in Section 7.5. During the initial power up, a total delay of 6 ms (typical) is encountered from the time $V_{EN-VOUT}$ is triggered to the time that the power-good is flagged high. This delay only occurs during the device start-up and is not encountered during any other normal operation of the power-good function. When EN is pulled low, the power-good flag output is also forced low. With EN low, power-good remains valid as long as the input voltage ($V_{PGD-VAL}$ is ≥ 1.5 V (max)).

The power-good output scheme consists of an open-drain n-channel MOSFET, which requires an external pullup resistor connected to a suitable logic supply. It can also be pulled up to either V_{CC} or V_{OUT} through an appropriate resistor, as desired. If this function is not needed, the PGOOD pin can be open or grounded. Limit the current into this pin to ≤ 4 mA.




Figure 8-8. Power-Good Operation (OV Events Not Included)

FAULT CONDITION INITIATED	FAULT CONDITION ENDS (AFTER WHICH t _{PGOOD_ACT} MUST PASS BEFORE PGOOD OUTPUT IS RELEASED)
$V_{OUT} < V_{PGD_{UV}} AND t > t_{RESET_FILTER}$	Output voltage in regulation: V _{PGDUV} + V _{PGDHYST} < V _{OUT} < V _{PGDOV} - V _{PGDHYST}
V _{OUT} > V _{PGDov} AND t > t _{RESET_FILTER}	Output voltage in regulation
$T_J > T_{SD(trip)}$	$T_J < T_{SD(trip)}$ - $T_{SD(hyst)}$ AND output voltage in regulation
EN < V _{EN-VOUT} - V _{EN-HYST}	EN > $V_{EN-VOUT}$ AND output voltage in regulation

Table 8-3. Fault Conditions for PGOOD (Pull Low)

8.3.5 Internal LDO, VCC, and VOUT/FB Input

The LMR436x0-Q1 uses the internal LDO output and the VCC pin for all internal power supply. The VCC pin draws power either from the V_{IN} (in adjustable output variants) or the VOUT/FB (in fixed-output variants). In the fixed output variants, once the LMR436x0-Q1 is active but has yet to regulate, the VCC rail will continue to draw power from the input voltage, V_{IN} , until the VOUT/FB voltage reaches > 3.3 V (or when the device has reached steady-state regulation post the soft start). The VCC rail typically measures 3.3 V in both adjustable and fixed output variants. During start-up, VCC momentarily exceeds the normal operating voltage, then drops to the normal operating voltage.



8.3.6 Bootstrap Voltage and V_{BOOT-UVLO} (BOOT Terminal)

The high-side switch driver circuit requires a bias voltage higher than VIN to ensure the HS switch is turned ON. The capacitor connected between BOOT and SW works as a charge pump to boost voltage on the BOOT terminal to (SW+VCC). The boot diode is integrated on the LMR436x0-Q1 die to minimize physical solution size. A 100-nF capacitor rated for 10 V or higher is recommended for CBOOT. The BOOT rail has a UVLO setting. This UVLO has a threshold of $V_{BOOT-UVLO}$ and is typically set at 2.1 V. If the CBOOT capacitor is not charged above this voltage with respect to the SW pin, then the part initiates a charging sequence, turning on the low-side switch before attempting to turn on the high-side device.

8.3.7 Output Voltage Selection

In the LMR436x0-Q1 family, an adjustable output or fixed output voltage option is configurable for every device variant (see Section 5). For an adjustable output, the user needs an external resistor divider connection between the output voltage node, the device FB pin, and the system GND, as shown in Figure 8-9. The adjustable output voltage operation utilizes a 1-V internal reference voltage. Refer to section Section 9.2.2.2.1 for more details on how to adjust the output voltage.

When using the fixed-output configuration from the LMR436x0-Q1 family, simply connect the FB pin (will be identified as VOUT/FB pin for fixed-output variants in the rest of the data sheet) to the system output voltage node. See Section 5 for more details.




Figure 8-9. Setting Output Voltage for Adjustable Output Variant

In an adjustable output voltage configuration, an addition feedforward capacitor, C_{FF} , in parallel with the R_{FBT} , can be used to optimize the phase margin and transient response. See Section 9.2.2.8 for more details. No additional resistor divider or feedforward capacitor is needed in fixed-output variants.



8.3.8 Spread Spectrum

In the LMR436x0-Q1 family of devices, spread spectrum is a factory option. To find which parts have spread spectrum enabled, see the *Device Comparison Table*.

Spread spectrum eliminates peak emissions at specific frequencies by spreading these peaks across a wider range of frequencies than a part with fixed-frequency operation. The LMR436x0-Q1 implements a modulation pattern designed to reduce low frequency-conducted emissions from the first few harmonics of the switching frequency. The pattern can also help reduce the higher harmonics that are more difficult to filter, which can fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node and inductor. The LMR436x0-Q1 uses a spread of frequencies which can spread energy smoothly across the FM and TV bands. The device implements dual random spread spectrum (DRSS). DRSS is a combination of a triangular frequency spreading pattern and pseudorandom frequency hopping. The combination allows the spread spectrum to be very effective at spreading the energy at the following:

- Fundamental switching harmonic with slow triangular pattern
- High frequency harmonics with additional pseudo-random jumps at the switching frequency

The advantage of DRSS is its equivalent harmonic attenuation in the upper frequencies with a smaller fundamental frequency deviation. This reduces the amount of input current and output voltage ripple that is introduced at the modulating frequency. Additionally, the LMR436x0-Q1 also allows the user to further reduce the output voltage ripple caused by the spread spectrum modulating pattern.

The spread spectrum is only available while the clock of the device is free running at its natural frequency. Any of the following conditions overrides spread spectrum, turning it off:

- The clock is slowed due to operation at low-input voltage this is operation in dropout.
- The clock is slowed under light load in auto mode. Note that if you are operating in FPWM mode, spread spectrum can be active, even if there is no load.
- The clock is slowed due to high input to output voltage ratio. This mode of operation is expected if on time reaches minimum on time. See the Section 7.5.
- The clock is synchronized with an external clock.

8.3.9 Soft Start and Recovery from Dropout

When designing with the LMR436x0-Q1, slow rise in output voltage due to recovery from dropout and soft start should be considered as a two separate operating conditions, as shown in Figure 8-10 and Figure 8-11. Soft start is triggered by any of the following conditions:

- Power is applied to the VIN pin of the device, releasing undervoltage lockout.
- EN is used to turn on the device.
- Recovery from shutdown due to overtemperature protection

Once soft start is triggered, the IC takes the following actions:

- The reference used by the IC to regulate output voltage is slowly ramped up. The net result is that output voltage, if previously 0 V, takes t_{SS} to reach 90% of the desired value.
- Operating mode is set to auto mode of operation, activating the diode emulation mode for the low-side MOSFET. This allows start-up without pulling the output low. This is true even when there is a voltage already present at the output during a pre-bias start-up.







Figure 8-10. Soft Start With and Without Pre-bias Voltage

8.3.9.1 Recovery from Dropout

Any time the output voltage falls more than a few percent, output voltage ramps up slowly. This condition, called graceful recovery from dropout in this document, differs from soft start in two important ways:

- The reference voltage is set to approximately 1% above what is needed to achieve the existing output voltage.
- If the device is set to FPWM, it will continue to operate in that mode during its recovery from dropout. If output
 voltage were to suddenly be pulled up by an external supply, the LMR436x0-Q1 can pull down on the output.
 Note that all protections that are present during normal operation are in place, preventing any catastrophic
 failure if output is shorted to a high voltage or ground.








Figure 8-12. Typical Output Recovery from Dropout from 8 V to 4 V



Whether output voltage falls due to high load or low input voltage, once the condition that causes output to fall below its set point is removed, the output climbs at the same speed as during start-up. Figure 8-12 shows an example of this behavior.

8.3.10 Current Limit and Short Circuit

The LMR436x0-Q1 is protected from overcurrent conditions by cycle-by-cycle current limiting on both high-side (HS) and low-side (LS) MOSFETs.

High-side MOSFET overcurrent protection is implemented by the typical peak-current mode control scheme. The HS switch current is sensed when the HS is turned on after a short blanking time. The HS switch current is compared to either the minimum of a fixed current set point or the output of the internal error amplifier loop minus the slope compensation every switching cycle. Since the output of the internal error amplifier loop has a maximum value and slope compensation increases with duty cycle, HS current limit decreases with increased duty factor if duty factor is typically above 35%.

When the LS switch is turned on, the current going through it is also sensed and monitored. Like the high-side device, the low-side device has a turn-off commanded by the internal error amplifier loop. In the case of the low-side device, turn-off is prevented if the current exceeds this value, even if the oscillator normally starts a new switching cycle. Also like the high-side device, there is a limit on how high the turn-off current is allowed to be. This is called the low-side current limit, I_{VALMAX}. If the LS current limit is exceeded, the LS MOSFET stays on and the HS switch is not to be turned on. The LS switch is turned off once the LS current falls below this limit and the HS switch is turned on again as long as at least one clock period has passed since the last time the HS device has turned on.




Figure 8-13. Current Limit Waveforms

Since the current waveform assumes values between I_{PEAKMAX} and I_{VALMAX}, the maximum output current is very close to the average of these two values unless duty factor is very high. Once operating in current limit, hysteretic control is used and current does not increase as output voltage approaches zero.

If duty factor is very high, current ripple must be very low in order to prevent instability. Since current ripple is low, the part is able to deliver full current. The current delivered is very close to I_{VALMAX}.




Figure 8-14. Output Voltage Versus Output Current



Under most conditions, current is limited to the average of $I_{PEAKMAX}$ and I_{VALMAX} . If input voltage is low, current can be limited to approximately I_{VALMAX} . Also note that the maximum output current does not exceed the average of $I_{PEAKMAX}$ and I_{VALMAX} . Once the overload is removed, the part recovers as though in soft start.

8.3.11 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the device junction temperature exceeds 168°C (typical). Thermal shutdown does not trigger below 158°C (minimum). After thermal shutdown occurs, hysteresis prevents the part from switching until the junction temperature drops to approximately 153°C (typical). When the junction temperature falls below 153°C (typical), the LMR436x0-Q1 attempts another soft start.

While the LMR436x0-Q1 is shut down due to high junction temperature, power continues to be provided to VCC. To prevent overheating due to a short circuit applied to VCC, the LDO that provides power for VCC has reduced current limit while the part is disabled due to high junction temperature. The LDO only provides a few milliamperes during thermal shutdown.

8.3.12 Input Supply Current

The LMR436x0-Q1 is designed to have very low input supply current when regulating light loads. This is achieved by powering much of the internal circuitry from the output. The VOUT/FB pin in the fixed-output voltage variants is the input to the LDO that powers the majority of the control circuits. By connecting the VOUT/FB input pin to the output node of the regulator, a small amount of current is drawn from the output. This current is reduced at the input by the ratio of V_{OUT} / V_{IN} as described in Equation 2.

$$I_{QVIN} = I_Q + I_{EN} + I_{BIAS}^* \frac{V_{OUT}}{\eta_{eff}^* V_{IN}}$$
(2)

where

- I_{QVIN} is the total standby (switching) current consumed by the operating (switching) buck converter when unloaded.
- I_Q is the current drawn from the V_{IN} terminal.
- I_{EN} is current drawn by the EN terminal. Include this current if EN is connected to VIN. Check I_{LKG-EN} in Section 7.5 for I_{EN}.
- I_{BIAS} is bias current drawn by the BIAS LDO.
- η_{eff} is the light-load efficiency of the buck converter with I_{QVIN} removed from the input current of the buck converter. η_{eff} = 0.8 is a conservative value that can be used under normal operating conditions.



8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control of the device. When the EN pin voltage is below 0.7 V (typical), both the converter and the internal LDO have no output voltage and the part is in shutdown mode. In shutdown mode, the quiescent current drops to typically 250 nA.

8.4.2 Standby Mode

The internal LDO has a lower EN threshold than the output of the converter. When the EN pin voltage is above 1 V (maximum) and below the precision enable threshold for the output voltage, the internal LDO regulates the VCC voltage at 3.3 V typical. The internal power MOSFETs of the SW node remain off unless the voltage on EN pin goes above its precision enable threshold. The LMR436x0-Q1 also employs UVLO protection.

8.4.3 Active Mode

The LMR436x0-Q1 is in active mode whenever the EN pin is above $V_{EN-VOUT}$, V_{IN} is high enough to satisfy V_{INMIN} , and no other fault conditions are present. The simplest way to enable the operation is to connect the EN pin to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum V_{INMIN} .

In active mode, depending on the load current, input voltage, and output voltage, the LMR436x0-Q1 is in one of five modes:

- Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the inductor current ripple
- Auto mode Light Load Operation: PFM when switching frequency is decreased at very light load
- FPWM mode Light Load Operation: Continuous conduction mode (CCM) when the load current is lower than half of the inductor current ripple
- Minimum on time: At high input voltage and low output voltages, the switching frequency is reduced to maintain regulation
- Dropout mode: When switching frequency is reduced to minimize voltage dropout

8.4.3.1 CCM Mode

The following operating description of the LMR436x0-Q1 refers to Section 8.2 and to the waveforms in Figure 8-15. In CCM, the LMR436x0-Q1 supplies a regulated output voltage by turning on the internal high-side (HS) and low-side (LS) switches with varying duty cycle (D). During the HS switch on time, the SW pin voltage, V_{SW} , swings up to approximately V_{IN} , and the inductor current, i_L , increases with a linear slope. The HS switch is turned off by the control logic. During the HS switch off time, t_{OFF} , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The converter loop adjusts the duty cycle to maintain a constant output voltage. D is defined by the on time of the HS switch over the switching period:

$$D = T_{ON} / T_{SW}$$

(3)

(4)

In an ideal buck converter where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage:

$$D = V_{OUT} / V_{IN}$$






Figure 8-15. SW Voltage and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

8.4.3.2 Auto Mode – Light-Load Operation

The LMR436x0-Q1 can have two behaviors while lightly loaded. One behavior, called auto mode operation, allows for seamless transition between normal current mode operation while heavily loaded and highly efficient light-load operation. The other behavior, called FPWM mode, maintains full frequency even when unloaded. Which mode the LMR436x0-Q1 operates in depends on which variant from this family is selected. Note that all parts operate in FPWM mode when synchronizing frequency to an external signal.

The light-load operation is employed in the LMR436x0-Q1 only in auto mode. The light load operation employs two techniques to improve efficiency:


- Diode emulation, which allows DCM operation. See Figure 8-16.
- Frequency reduction. See Figure 8-16.

Note that while these two features operate together to improve light load efficiency, they operate independently.

8.4.3.2.1 Diode Emulation

Diode emulation prevents reverse current through the inductor which requires a lower frequency needed to regulate given a fixed peak inductor current. Diode emulation also limits ripple current as frequency is reduced. With a fixed peak current, as output current is reduced to zero, frequency must be reduced to near zero to maintain regulation.






In auto mode, the low-side device is turned off once SW node current is near zero. As a result, once output current is less than half of what inductor ripple would be in CCM, the part operates in DCM which is equivalent to the statement that diode emulation is active.

Figure 8-16. PFM Operation

The LMR436x0-Q1 has a minimum peak inductor current setting (see I_{PEAKMIN} in Section 7.5) while in auto mode. Once current is reduced to a low value with fixed input voltage, on time is constant. Regulation is then achieved by adjusting frequency. This mode of operation is called PFM mode regulation.

8.4.3.2.2 Frequency Reduction

The LMR436x0-Q1 reduces frequency whenever output voltage is high. This function is enabled whenever the internal error amplifier compensation output, COMP, an internal signal, is low and there is an offset between the regulation set point of VOUT/FB and the voltage applied to VOUT/FB. The net effect is that there is larger output impedance while lightly loaded in auto mode than in normal operation. Output voltage must be approximately 1% high when the part is completely unloaded.



In auto mode, once output current drops below approximately 1/10th the rated current of the part, output resistance increases so that output voltage is 1% high while the buck is completely unloaded.


Figure 8-17. Steady State Output Voltage Versus Output Current in Auto Mode

In PFM operation, a small DC positive offset is required on the output voltage to activate the PFM detector. The lower the frequency in PFM, the more DC offset is needed on V_{OUT} . If the DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} or FPWM mode can be used to reduce or eliminate this offset.



8.4.3.3 FPWM Mode – Light-Load Operation

In FPWM mode, frequency is maintained while lightly loaded. To maintain frequency, a limited reverse current is allowed to flow through the inductor. Reverse current is limited by reverse current limit circuitry, see Section 7.5 for reverse current limit values.




In FPWM mode, Continuous Conduction (CCM) is possible even if I_{OUT} is less than half of I_{ripple} .

Figure 8-18. FPWM Mode Operation

For all devices, in FPWM mode, frequency reduction is still available if output voltage is high enough to command minimum on time even while lightly loaded, allowing good behavior during faults which involve output being pulled up.

8.4.3.4 Minimum On-Time (High Input Voltage) Operation

The LMR436x0-Q1 continues to regulate output voltage even if the input-to-output voltage ratio requires an on time less than the minimum on time of the chip with a given clock setting. This is accomplished using valley current control. At all times, the compensation circuit dictates both a maximum peak inductor current and a maximum valley inductor current. If for any reason, valley current is exceeded, the clock cycle is extended until valley current falls below that determined by the compensation circuit. If the converter is not operating in current limit, the maximum valley current is set above the peak inductor current, preventing valley control from being used unless there is a failure to regulate using peak current only. If the input-to-output voltage ratio is too high, such that the inductor current peak value exceeds the peak command dictated by compensation, the high-side device cannot be turned off quickly enough to regulate output voltage. As a result, the compensation circuit, valley current matches that being commanded by the compensation circuit. Under these conditions, the low-side device is kept on and the next clock cycle is prevented from starting until inductor current drops below the desired valley current. Since on time is fixed at its minimum value, this type of operation resembles that of a device using a Constant On-Time (COT) control scheme; see Figure 8-19.




In valley control mode, minimum inductor current is regulated, not peak inductor current.



8.4.3.5 Dropout


Dropout operation is defined as any input-to-output voltage ratio that requires frequency to drop to achieve the required duty cycle. At a given clock frequency, duty cycle is limited by minimum off time. Once this limit is reached as shown in Figure 8-21 if clock frequency was to be maintained, the output voltage would fall. Instead of allowing the output voltage to drop, the LMR436x0-Q1 extends the high-side switch on time past the end of the clock cycle until the needed peak inductor current is achieved. The clock is allowed to start a new cycle once peak inductor current is achieved or once a pre-determined maximum on time, t_{ON-MAX} , of approximately 9 µs passes. As a result, once the needed duty cycle cannot be achieved at the selected clock frequency due to the existence of a minimum off time, frequency drops to maintain regulation. As shown in Figure 8-20, if input voltage is low enough so that output voltage cannot be regulated even with an on time of t_{ON-MAX} , output voltage drops to slightly below the input voltage by V_{DROP} . For additional information on recovery from dropout, refer to Figure 8-11.



Output voltage and frequency versus input voltage: If there is little difference between input voltage and output voltage setting, the IC reduces frequency to maintain regulation. If input voltage is too low to provide the desired output voltage at approximately 110 kHz, input voltage tracks output voltage.

Figure 8-20. Frequency and Output Voltage in Dropout





Switching waveforms while in dropout. Inductor current takes longer than a normal clock to reach the desired peak value. As a result, frequency drops. This frequency drop is limited by t_{ON-MAX} .

Figure 8-21. Dropout Waveforms



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMR436x0-Q1 step-down DC-to-DC converters are typically used to convert a higher DC voltage to a lower DC voltage. LMR43620-Q1 supports a maximum output current of 2 A while the LMR43610-Q1 supports a maximum output current of 1 A. The following design procedure can be used to select components for the LMR43620-Q1. The design procedure can also be used to select components for the LMR43610-Q1 by limiting the maximum output current to 1 A.


Note

All of the capacitance values given in the following application information refer to *effective* values unless otherwise stated. The *effective* value is defined as the actual capacitance under DC bias and temperature, not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank must be made to ensure that the minimum value of *effective* capacitance is provided.



9.2 Typical Application

Figure 9-1 shows a typical application circuit for the LMR436x0-Q1. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick-start guide, Table 9-1 and Table 9-2 provide typical component values for a range of the most common output voltages.



- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2-MHz switching frequency. See Section 8.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency frequency MODE/SYNC variants only. Tying this pin to GND results in AUTO mode. See Section 8.3.2 for details.

Figure 9-1. Example Application Circuit

f _{sw} ⁽¹⁾ (kHz)	V _{OUT} (V)	L (µH)	NOMINAL C _{OUT} (RATED CAPACITANCE)	R _{FBT} ⁽³⁾ (kΩ)	R _{FBB} (kΩ)	C _{IN}	С _{воот}	C _{vcc}
400	3.3	10	3 × 22 µF	33.2	14.3	4.7 μF + 1 × 100 nF	100 nF	1 µF
2200	3.3	2.2	2 × 22 µF	33.2	14.3	4.7 μF + 1 × 100 nF	100 nF	1 µF
400	5	10	3 × 22 µF	49.9	12.4	4.7 μF + 1 × 100 nF	100 nF	1 µF
2200	5	2.2	2 × 22 µF	49.9	12.4	4.7 μF + 1 × 100 nF	100 nF	1 µF

Table 9-1. Typical External Component Values for Adjustable Output LMR43620-Q1

(1) Inductor values are calculated based on typical V_{IN} = 12 V.

(2) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see Section 8.3.3. For MODE/SYNC devices see Section 8.3.2.

(3) For R_{FBT} and R_{FBB} values outside the range stated above, see Section 9.2.2.2.1.

Table 9-2. Typical External Component Values for Fixed Output LMR43620-Q1

f _{sw} ⁽¹⁾ (kHz)	V _{OUT} (V)	L (µH)	NOMINAL C _{OUT} (RATED CAPACITANCE)	R _{FBT} (kΩ)	R _{FBB} ⁽³⁾ (kΩ)	C _{IN}	С _{воот}	C _{vcc}
400	3.3	10	3 × 22 µF	0	DNP	4.7 μF + 1 × 100 nF	100 nF	1 µF
2200	3.3	2.2	2 × 22 µF	0	DNP	4.7 μF + 1 × 100 nF	100 nF	1 µF
400	5	10	3 × 22 µF	0	DNP	4.7 μF + 1 × 100 nF	100 nF	1 µF
2200	5	2.2	2 × 22 µF	0	DNP	4.7 μF + 1 × 100 nF	100 nF	1 µF

(1) Inductor values are calculated based on typical V_{IN} = 13.5 V.

(2) The switching frequencies listed here can be achieved in a number of ways depending on the device variant. For RT devices see Section 8.3.3. For MODE/SYNC devices see Section 8.3.2.

(3) DNP = Do Not Populate

9.2.1 Design Requirements

Section 9.2.2 provides a detailed design procedure based on Table 9-3.

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage	12 V, (4 V to 36 V)				
Output voltage	3.3 V				
Maximum output current	0 A to 2 A				
Switching frequency	2200 kHz				

Table 9-3. Detailed Design Parameters

9.2.2 Detailed Design Procedure

The following design procedure applies to Figure 9-1 and Table 9-2.

9.2.2.1 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, hence, a more compact design. For this example, 2200 kHz is used.

9.2.2.2 Setting the Output Voltage

The VOUT/FB pin of the device can be either connected directly to the output capacitor or the mid point of a feedback resistor divider. When connected directly to the output capacitor, the device will operate as a fixed output option. The 3.3-V or 5-V fixed output options are factory trimmed and are unique to a specific device. See Section 5 for the selection of fixed output voltage versions.

9.2.2.2.1 FB for Adjustable Output

If other voltages are desired, the VOUT/FB pin can be connected to a feedback resistor divider network to set the output voltage. The divider network is comprised of R_{FBT} and R_{FBB} , and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{REF} . The converter determines whether fixed output voltage or adjustable output voltage is required by sensing the resistance of the feedback path during start-up. To ensure that the converter regulates to the desired output voltage, the typical minimum value for the parallel combination of R_{FBT} and R_{FBB} is 5 k Ω while the typical maximum value is 10 k Ω as shown in Equation 5. Equation 6 can be used as a starting point to determine the value of R_{FBT} . Reference Table 9-4 for a list of acceptable resistor values for various output voltages.

$$5 k\Omega < R_{FBT} | R_{FBB} \leq 10 k\Omega$$

$$R_{FBT} \le 10 \ k\Omega^* \frac{V_{OUT}}{1 \ V}$$

Table 0.4. Decommonded D	andhank Desister Ve		
Table 9-4. Recommended F	eeuback Resistor va	liues for various	Oulpul voilages

V _{OUT} (V)	R _{FBT} ⁽¹⁾ (kΩ)	R _{FBB} (kΩ)
2.5	24.9	16.5
3.3	33.2	14.3
5	49.9	12.4
6	60.4	12.1
9	90.9	11.3

(1) R_{FBT} and R_{FBB} based on 1% standard resistor values.

For this 3.3-V example, the user can choose the *LMR43620MSC3RPERQ1* and connect the VOUT/FB pin directly to the output capacitor.

(5)

(6)



9.2.2.3 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the maximum device current. Equation 7 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, choose K = 0.3 and find an inductance of L = 1.81 μ H. Select the standard value of 2.2 μ H.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \cdot K \cdot I_{OUT max}} \cdot \frac{V_{OUT}}{V_{IN}}$$
(7)

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{PEAKMAX} (see Section 7.5). This ensures that the inductor does not saturate, even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{VALMAX}, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage. Do not allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the maximum peak inductor current at full load.

The maximum inductance is limited by the minimum current ripple for the current mode control to perform correctly. As a rule-of-thumb, the minimum inductor ripple current must be no less than about 10% of the device maximum rated current under nominal conditions.

9.2.2.4 Output Capacitor Selection

The current mode control scheme of the LMR436x0-Q1 devices allows operation over a wide range of output capacitance. The output capacitor bank is usually limited by the load transient requirements and stability rather than the output voltage ripple. Refer to Table 9-1 for typical output capacitor value for 3.3-V and 5-V output voltages. Based on Table 9-1, for a 3.3-V output design, you can choose the recommended 2×22 -µF ceramic output capacitor for this example. For other designs with other output voltages, WEBENCH can be used as a starting point for selecting the value of output capacitor.

In practice, the output capacitor has the most influence on the transient response and loop-phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic capacitor placed on the output can help reduce high-frequency noise. Small-case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000 μ F, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

9.2.2.5 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7 μ F is required on the input of the LMR436x0-Q1. This must be rated for at least the maximum input voltage that the application requires, preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple and maintain the input voltage during load transients. In addition, a small case size 100-nF ceramic capacitor must be used at the input, as close a possible to the regulator. In the case of the LMR43620MQ3EVM-2M this capacitor is placed approximately 0.38-mm away from the regulator. This provides



a high frequency bypass for the control circuits internal to the device. For this example, a 4.7-µF, 50-V, X7R (or better) ceramic capacitor is chosen. The 100 nF must also be rated at 50 V with an X7R dielectric.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads or traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate RMS value of this current can be calculated from Equation 8 and must be checked against the manufacturers' maximum ratings.

$$I_{\rm RMS} \cong \frac{I_{\rm OUT}}{2} \tag{8}$$

9.2.2.6 C_{BOOT}

The LMR436x0-Q1 requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 16 V is required.

9.2.2.7 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1- μ F, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see Section 8.3.4). A value in the range of 10 k Ω to 100 k Ω is a good choice in this case. The nominal output voltage on VCC is 3.3 V; see Section 7.5 for limits.

9.2.2.8 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. *Optimizing Transient Response of Internally Compensated DC-DC Converters with Feedforward Capacitor Application Report* is helpful when experimenting with a feedforward capacitor.

Due to the nature of the feedback detect circuitry, the value of C_{FF} must be limited to ensure that the desired output voltage is established when configuring for adjustable output voltages. Equation 9 should be followed to ensure C_{FF} remians below the maximum value.

$$C_{FF} < C_{OUT}^* \frac{\sqrt{V_{OUT}}}{1.2M\Omega}$$

(9)

9.2.2.9 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in Figure 9-2. The input voltage at which the device turns on is designated as V_{ON} while the turn-off voltage is V_{OFF} . First, a value for R_{ENB} is chosen in the range of 10 k Ω to 100 k Ω , then Equation 10 and Equation 11 are used to calculate R_{ENT} and V_{OFF} respectively.




Figure 9-2. Setup for External UVLO Application



$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN} - VOUT} - 1\right) * R_{ENB}$$
(10)

$$V_{OFF} = V_{ON}^* \left(1 - \frac{V_{EN} - HYS}{V_{EN} - VOUT} \right)$$
(11)

where

- V_{ON} is the V_{IN} turn-on voltage.
- V_{OFF} is the V_{IN} turn-off voltage.

9.2.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR436x0-Q1 dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss, and the effective thermal resistance, $R_{\theta JA}$, of the device, and PCB combination. The maximum junction temperature for the LMR436x0-Q1 must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. Equation 12 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of $R_{\theta JA}$ reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of $R_{\theta JA}$ is more difficult to estimate. For more information reference *Semiconductor and IC Package Thermal Metrics Application Report*.

$$I_{OUT}|_{MAX} = \frac{(T_J - T_A)}{R_{\theta JA}} \cdot \frac{\eta}{(1 - \eta)} \cdot \frac{1}{V_{OUT}}$$
(12)

where

• η is the efficiency.

The effective R_{0JA} is a critical parameter and depends on many factors such as the following:

- Power dissipation
- Air temperature/flow
- PCB area
- Copper heat-sink area
- Number of thermal vias under the package
- Adjacent component placement

The IC junction temperature can be estimated for a given operating condition using Equation 13.

$$T_J \approx T_A + R_{\theta JA} * IC Power Loss$$

where

- T_J is the IC junction temperature (°C).
- T_A is the ambient temperature (°C).
- R_{0JA} is the thermal resistance (°C/W).
- IC power loss is the power loss for the IC (W).

The IC Power loss mentioned above is the overall power loss minus the loss that comes from the inductor DC resistance. The overall power loss can be approximated by using WEBENCH for a specific operating condition and temperature.

Use the following resources as guides to optimal thermal PCB design and estimating $R_{\theta JA}$ for a given application environment:

- Thermal Design by Insight not Hindsight Application Report
- A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report

(13)




- Semiconductor and IC Package Thermal Metrics Application Report
- Thermal Design Made Simple with LM43603 and LM43602 Application Report
- PowerPAD[™] Thermally Enhanced Package Application Report
- PowerPAD[™] Made Easy Application Report
- Using New Thermal Metrics Application Report
- PCB Thermal Calculator



9.2.3 Application Curves


Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.





9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.




LMR43620-Q1, LMR43610-Q1 SNVSBE0E – OCTOBER 2020 – REVISED JUNE 2022



9.2.3 Application Curves (continued)


Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.





9.2.3 Application Curves (continued)

Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.




Copyright © 2023 Texas Instruments Incorporated

LMR43620-Q1, LMR43610-Q1 SNVSBE0E – OCTOBER 2020 – REVISED JUNE 2022



9.2.3 Application Curves (continued)




Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.



9.2.3 Application Curves (continued)


Unless otherwise specified the following conditions apply: V_{IN} = 12 V, T_A = 25°C.



Ferrite Bead Part Number: FBMH3225HM601NT

Alternate Ferrite Bead Part Number: FBMH3225HM102N





- A. The RT pin is factory-set for externally adjustable switching frequency RT variants only. Tying this pin to GND results in 2.2-MHz switching frequency. See Section 8.3.3 for details.
- B. The MODE/SYNC pin is factory-set for fixed frequency MODE/SYNC variants only. Tying this pin to GND results in auto mode. See Section 8.3.2 for details.

Figure 9-30	. Example	Application	Circuit
-------------	-----------	-------------	---------

U1	<i>f</i> sw	V _{OUT}	L	NOMINAL C _{OUT} (RATED CAPACITANCE)	RFBT	RFBB	CFF			
LMR43620MSC3RPERQ1	2200 kHz	3.3 V Fixed	3.3 μH, 26 mΩ	2 × 22 µF	0 Ω	DNP	DNP			
LMR43610MSC5RPERQ1	2200 kHz	5 V Fixed	3.3 μH, 26 mΩ	2 × 22 µF	0 Ω	DNP	DNP			
LMR43610RS3QRPERQ1	1000 kHz	3.3 V Fixed	3.3 μH, 26 mΩ	2 × 22 µF	0 Ω	DNP	DNP			
LMR43610RS3QRPERQ1	400 kHz	3.3 V Fixed	10 μH, 18.5 mΩ	2 × 22 µF	0 Ω	DNP	DNP			

Table 9-5. BOM for Typical Application Curves



9.3 What to Do and What Not to Do

- Do not exceed the *Absolute Maximum Ratings*.
- Do not exceed the Recommended Operating Conditions.
- Do not exceed the *ESD Ratings*.
- Do not allow the EN input to float.
- Do not allow the output voltage to exceed the input voltage, nor go below ground.
- Follow all the guidelines and suggestions found in this data sheet before committing the design to production.
 TI application engineers are ready to help critique your design and PCB layout to help make your project a success.

10 Power Supply Recommendations

The characteristics of the input supply must be compatible with Section 7 found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with Equation 14.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$
(14)

where

• η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kind of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20 μ F to 100 μ F is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The *AN-2162 Simple Success With Conducted EMI From DC/DC Converters User's Guide* provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

Copyright © 2023 Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in Figure 11-1. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Figure 11-2 shows a recommended layout for the critical components of the LMR436x0-Q1.

- Place the input capacitors as close as possible to the VIN and GND terminals.
- *Place bypass capacitor for VCC close to the VCC pin.* This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
- Use wide traces for the C_{BOOT} capacitor. Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins.
- Place the feedback divider as close as possible to the FB pin of the device. Place R_{FBB}, R_{FBT}, and C_{FF}, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, the latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
- Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and as a heat dissipation path.
- *Provide wide paths for VIN, VOUT, and GND.* Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- Provide enough PCB area for proper heat-sinking. As stated in Section 9.2.2.10, enough copper area must be used to ensure a low R_{0JA}, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
- *Keep switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time, the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- Layout Guidelines for Switching Power Supplies Application Report
- Simple Switcher PCB Layout Guidelines Application Report
- Construction Your Power Supply- Layout Considerations Seminar
- Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report






Figure 11-1. Current Loops with Fast Edges

11.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the GND pin to the ground planes using vias next to the bypass capacitors. The GND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

TI recommends providing adequate device heat-sinking by having enough copper near the GND pin. See Figure 11-2 for example layout. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding and lower thermal resistance.



11.2 Layout Example




Figure 11-2. Example Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Device Nomenclature

Figure 12-1 shows the device naming nomenclature of the LMR436x0-Q1. See Section 5 for the availability of each variant. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options; minimum order quantities apply.




Figure 12-1. Device Naming Nomenclature

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Thermal Design by Insight not Hindsight Application Report
- Texas Instruments, A Guide to Board Layout for Best Thermal Resistance for Exposed Pad Packages Application Report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics Application Report
- Texas Instruments, Thermal Design Made Simple with LM43603 and LM43602 Application Report
- Texas Instruments, PowerPAD[™] Thermally Enhanced Package Application Report
- Texas Instruments, *PowerPAD™ Made Easy Application Report*
- Texas Instruments, Using New Thermal Metrics Application Report
- Texas Instruments, Layout Guidelines for Switching Power Supplies Application Report
- Texas Instruments, Simple Switcher PCB Layout Guidelines Application Report
- Texas Instruments, Construction Your Power Supply- Layout Considerations Seminar
- Texas Instruments, Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report



12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

HotRod[™], PowerPAD[™], and TI E2E[™] are trademarks of Texas Instruments.

are trademarks of TI.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.




13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



13.1 Mechanical Data



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

RPE0009A

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

RPE0009A

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMR43610MSC3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	1M3Q	Samples
LMR43610MSC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	1M5Q	Samples
LMR43610RS3QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	1R3Q	Samples
LMR43610RS5QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	1R5Q	Samples
LMR43620MSC3RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	2M3Q	Samples
LMR43620MSC5RPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	2M5Q	Samples
LMR43620RS3QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	2R3Q	Samples
LMR43620RS5QRPERQ1	ACTIVE	VQFN-HR	RPE	9	3000	TBD	Call TI	Call TI	-40 to 150	2R5Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMR43610-Q1, LMR43620-Q1 :

• Catalog : LMR43610, LMR43620

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

RPE 9


2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN-HR - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated