

# LNA\_024\_005

Low Noise Amplifier 24 – 29 GHz

## Preliminary Data Sheet

Status: Final	Date: 05-Nov-2021	Author: Silicon Radar GmbH	Filename: Datasheet_LNA_024_005_V1.0	
Version: 1.0	Product number: LNA_024_005	Package: QFN16, 3 × 3 mm <sup>2</sup>	Marking: LNA005 YYWW	Page: 1 of 14
Document:	Annex to VA_U03_01	Anlage 8_Template_Datenblatt_RevE	Date: 19-May-2020	Rev E

## Version Control

---

Version	Changed section	Description of change	Reason for change
0.1	All	Document creation	
0.2	4.1 Absolute Max Ratings	ESD robustness values defined	ESD test passed
1.0	Raised to final version Figure 14 added	Reference planes for S-parameter measurement	According to QMS release procedure Clarification

## Table of Contents

---

<b>1</b>	<b>Features</b> .....	<b>4</b>
1.1	Overview .....	4
1.2	Applications.....	4
<b>2</b>	<b>Block Diagram</b> .....	<b>5</b>
<b>3</b>	<b>Pin Configuration</b> .....	<b>5</b>
3.1	Pin Assignment.....	5
3.2	Pin Description .....	6
<b>4</b>	<b>Specification</b> .....	<b>6</b>
4.1	Absolute Maximum Ratings .....	6
4.2	Operating Range .....	7
4.3	Thermal Resistance .....	7
4.4	Electrical Characteristics .....	7
<b>5</b>	<b>Packaging</b> .....	<b>8</b>
5.1	Outline Dimensions.....	8
5.2	Package Footprint .....	8
5.3	Package Code .....	9
5.4	Qualification Test .....	9
<b>6</b>	<b>Application</b> .....	<b>9</b>
6.1	Application Circuit Schematic .....	9
6.2	Evaluation Board .....	10
6.3	Input / Output Stages.....	10
<b>7</b>	<b>Measurement Results</b> .....	<b>11</b>

# 1 Features

---

- Low-noise amplifier (LNA) for 24-GHz ISM band and beyond
- Single supply voltage of 3.3 V
- Low power consumption of 18 mW
- Fully ESD protected device
- Gain control input
- Power-down mode
- Fast on/off switching for pulsed operation
- QFN16 leadless plastic package 3 mm × 3 mm
- Pb-free, RoHS compliant package
- IC is available as bare die as well



## 1.1 Overview

The low-noise amplifier LNA\_024\_005 is a two stage amplifier operating in two gain modes (high gain and low gain) with a power-down feature. The first stage employs a cascode configuration with inductive load and inductive emitter degeneration for stability reasons. The input matching network of the LNA consists of shunt inductor and series capacitor. The input shunt inductor provides ESD protection. In order to provide compact design and galvanic isolation between amplifier stages, transformers were used for interstage coupling and output matching. The second stage is a common-base structure with two gain states. This stage is loaded with a transformer providing appropriate output impedance. The gain mode is defined by an external digital signal at the Vctrl input. The LNA can be powered down via the PWR pin.

The LNA\_024\_005 features improved ESD robustness and replaces its predecessor LNA\_024\_004.

## 1.2 Applications

The main use of the LNA is in wireless communication systems and in radar systems for the ISM band at 24 GHz and for ultra-wide band systems up to 29 GHz.

## 2 Block Diagram




Figure 1 Block Diagram

## 3 Pin Configuration

### 3.1 Pin Assignment




Figure 2 Pin Assignment (QFN16, 3 mm x 3 mm, Top View)

### 3.2 Pin Description

Table 1 Pin Description

Pin		Description
No.	Name	
1	GND	Ground
2	RFout	RF output, 50 Ω. Pin 2 and 3 have to be shorted on board close to the QFN package. (See recommended land pattern in Figure 4.)
3	RFout	
4	GND	Ground
5	GND	
6	GND	
7	GND	
8	PWR	Power-down input: high – power-down, low – operate. PMOS input with pull-down resistor as shown in Figure 9, Equivalent I/O Circuits.
9	GND	Ground
10	RFin	RF input, 50 Ω. Pin 10 and 11 have to be shorted on board close to the QFN package. (See recommended land pattern in Figure 4.)
11	RFin	
12	GND	Ground
13	Vctrl	LNA gain control input: high – high gain, low – low gain. CMOS logic input with pull-down resistor as shown in Figure 9, Equivalent I/O Circuits.
14	GND	Ground
15	GND	
16	VCC	Supply voltage, 3.3 V
(17)	GND	Exposed die attach pad of the QFN package, must be soldered to ground.

## 4 Specification

### 4.1 Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Condition / Remark
Supply voltage	V <sub>CC</sub>		3.6	V	to GND
DC voltage at RF pins	V <sub>D<sub>CRF</sub></sub>	0	2	mV	IC provides low ohmic circuit to GND for pin RFout and RFin
Junction temperature	T <sub>J</sub>		150	°C	
Storage temperature range	T <sub>STG</sub>	-65	150	°C	
DC voltage at control inputs	V <sub>CTL</sub>	-0.3	V <sub>CC</sub> + 0.3	V	Pins Vctrl and PWR
Input power into pin RFin	P <sub>IN</sub>		0	dBm	
ESD robustness, HBM	V <sub>ESD1</sub>		2000	V	Note 1
ESD robustness, CDM	V <sub>ESD2</sub>		500	V	Note 2

Note 1 According to JEDEC JESD22-A114C Joint Standard for Electrostatic Discharge Sensitivity Testing, Human Body Model Component (HBM), Component Level

Note 2 According to JEDEC JS-002-2018 Joint Standard for Electrostatic Discharge Sensitivity Testing, Charged Device Model (CDM) - Device Level

## 4.2 Operating Range

Table 3 Operating Range

Parameter	Symbol	Min	Max	Unit	Condition / Remark
Ambient temperature	$T_A$	-40	85	°C	
Supply voltage	$V_{CC}$	3.13	3.47	V	(3.3 V $\pm$ 5%)
DC voltage at control inputs	$V_{CTL}$	0	$V_{CC}$	V	Pins Vctrl and PWR

**Note: Do not drive input signals without power supplied to the device.**

## 4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol	Min	Typ	Max	Unit	Condition / Remark
Thermal resistance, junction-to-ambient	$R_{thja}$			77	K/W	JEDEC Standard JESD51-5

## 4.4 Electrical Characteristics

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  unless otherwise noted. Typical values measured at  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 3.3\text{ V}$ .

Table 5 Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Condition / Remark
<b>DC Parameters</b>						
Supply current consumption	$I_{CC}$	5	5.6	6.5	mA	$V(V_{ctrl}) = V(PWR) = 0$
Vctrl input voltage, low level	$V_{Ctrl\_L}$	0		$0.3 \times V_{CC}$	V	CMOS logic input stage
Vctrl input voltage, high level	$V_{Ctrl\_H}$	$0.7 \times V_{CC}$		$V_{CC}$	V	
PWR input voltage, low level	$V_{PWR\_L}$	0		$0.2 \times V_{CC}$	V	PMOS input stage
PWR input voltage, high level	$V_{PWR\_H}$	$V_{CC} - 0.3$		$V_{CC}$	V	
Logic input current, low level	$I_{IN\_L}$	-1		1	$\mu\text{A}$	$V(V_{ctrl}) = V(PWR) = 0$
Logic input current, high level	$I_{IN\_H}$	30	64	150	$\mu\text{A}$	$V(V_{ctrl}) = V(PWR) = 3.3\text{ V}$
<b>RF Parameters</b>						
Frequency range	$f_{3dB}$	21.5		28.7	GHz	
Output impedance	$Z_{TXout}$		50		$\Omega$	
Number of LNA gain settings	$N_G$		2			controlled by input Vctrl
LNA gain, high gain	$S_{21H}$	13.5	15	17	dB	at 24.15 GHz, $V(V_{ctrl}) = 3.3\text{ V}$
LNA gain, low gain	$S_{21L}$	6.5	8	10	dB	at 24.15 GHz, $V(V_{ctrl}) = 0$
Noise figure, high gain	$NF_H$		3.2		dB	$V(V_{ctrl}) = 3.3\text{ V}$ , simulated
Noise figure, low gain	$NF_L$		5		dB	$V(V_{ctrl}) = 0$ , simulated
Input return loss	$ S_{11} $	0.3	0.4	0.5		at 24.15 GHz
	$\text{Ph}(S_{11})$	157	177	197	deg	
Output return loss	$ S_{22} $	0.4	0.5	0.6		
	$\text{Ph}(S_{22})$	-155	-140	-125	deg	
Input Compression Point	$CP_1$	-10		-6.5	dBm	

## 5 Packaging

### 5.1 Outline Dimensions




Figure 3 Outline Dimensions of QFN16, 3 mm x 3 mm, Pitch 0.5 mm

### 5.2 Package Footprint




Figure 4 Recommended Land Pattern



### 5.3 Package Code

Top-Side Marking  
 LNA005  
 YYWW

### 5.4 Qualification Test

Table 6 Reliability and Environmental Test

Qualification Test	JEDEC Standard	Condition	Pass / Fail
MSL3	J-STD-020E	Reflow simulation 3 times at 260 °C	pass




Figure 5 Reflow Profile for Pb-Free Assembly according to JEDEC Standard J-STD-020E

## 6 Application

### 6.1 Application Circuit Schematic




Figure 6 Application Circuit

## 6.2 Evaluation Board




Figure 7 Evaluation Board Stack-up




Figure 8 Evaluation Board Layout (Top View)

## 6.3 Input / Output Stages

The following figures show the simplified circuits of the input and output stages. It is important that the voltage applied to the input pins should never exceed  $V_{CC}$  by more than 0.3 V. Otherwise, the supply current may be sourced through the upper ESD protection diode connected at the pin.




Figure 9 Equivalent I/O Circuits

## 7 Measurement Results




Figure 10 Input Reflection Coefficient, low and high gain




Figure 11 Output Reflection Coefficient, low and high gain




Figure 12 S21, low and high (with -30 dBm input power)




Figure 13 S12, low and high gain




Figure 14 Reference planes for S-parameter measurement




Figure 15 Linearity, low and high gain




Figure 16 Simulated Noise Figure, low and high gain

## Disclaimer

---

Silicon Radar GmbH 2021. The information contained herein is subject to change at any time without notice.

Silicon Radar GmbH assumes no responsibility or liability for any loss, damage or defect of a product which is caused in whole or in part by

- (i) use of any circuitry other than circuitry embodied in a Silicon Radar GmbH product,
- (ii) misuse or abuse including static discharge, neglect, or accident,
- (iii) unauthorized modifications or repairs which have been soldered or altered during assembly and are not capable of being tested by Silicon Radar GmbH under its normal test conditions, or
- (iv) improper installation, storage, handling, warehousing, or transportation, or
- (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** Silicon Radar GmbH makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any Silicon Radar product and any product documentation. Products sold by Silicon Radar are not suitable or intended to be used in a life support applications or components, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

**CRITICAL USE EXCLUSION POLICY:** BUYER AGREES NOT TO USE SILICON RADAR GMBH'S PRODUCTS FOR ANY APPLICATIONS OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

Silicon Radar GmbH owns all rights, titles and interests to the intellectual property related to Silicon Radar GmbH's products, including any software, firmware, copyright, patent, or trademark. The sale of Silicon Radar GmbH's products does not convey or imply any license under patent or other rights. Silicon Radar GmbH retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by Silicon Radar GmbH. Unless otherwise agreed to in writing by Silicon Radar GmbH, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.