

# PCA9509P

Low power level translating I<sup>2</sup>C-bus/SMBus repeater

Rev. 5.0 — 18 July 2022

Product data sheet

## 1 General description

---

The PCA9509P is a level translating I<sup>2</sup>C-bus/SMBus repeater with two voltage supplies that enables processor low voltage 2-wire serial bus to interface with standard I<sup>2</sup>C-bus or SMBus I/O. While retaining all the operating modes and features of the I<sup>2</sup>C-bus system during the level shifts, it also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling the I<sup>2</sup>C-bus or SMBus maximum capacitance of 400 pF on the higher voltage side. Port A allows a voltage range from 0.8 V to 2.0 V and is overvoltage tolerant. Port B allows a voltage range from 2.3 V to 5.5 V and is overvoltage tolerant. Both port A and port B SDA and SCL pins are high-impedance when the PCA9509P is unpowered.

The bus port B drivers are compliant with SMBus I/O levels, while port A uses an offset LOW which prevents bus lock-up and allows the bidirectional nature of the device. The output pull-down on the port A internal buffer LOW is set for approximately  $0.2V_{CC(A)}$ , while the input threshold of the internal buffer is set about  $0.1V_{CC(A)}$  lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I<sup>2</sup>C-bus voltage level which enables port B to connect to any other I<sup>2</sup>C-bus devices or buffer.

The PCA9509P drivers are not enabled unless  $V_{CC(A)}$  is above 0.7 V and  $V_{CC(B)}$  is above 1.7 V. The enable (EN) pin can also be used to turn on and turn off the drivers under system control. Caution should be observed to change only the state of the EN pin when the bus is idle.



### 1.1 Selection recommendations

The PCA9509P should be used if an external A-port pull-up resistor is required to adjust current for noise margin considerations or to reduce operating current consumption. See [Table 1](#) for comparison.

Table 1. Device selection recommendation

Concern	Recommended device	
	PCA9509	PCA9509P
A-port — lowest voltage	1.0 V	0.85 V
A-port — current source <sup>[1]</sup>	yes — 1 mA	no — external pull-up
operating current <sup>[2]</sup>	< 6.1 mA	< 0.95 mA
standby current EN = LOW	< 2 mA	< 22 µA max.

[1] The PCA9509 current mirrors do not shut down when the device is disabled allowing instant turn-on, but at the cost of the higher standby current. The PCA9509P current mirrors are turned off when disabled for lowest standby power consumption, but sufficient delay (10 µs) after enable is needed before resuming operation.

[2] Operating currents do not include the current consumed by the external pull-ups on B-port or the external pull-ups on the A-port of the PCA9509P.

## 2 Features and benefits

- Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
- Voltage level translation from port A (0.8 V to 2.0 V) to port B (2.3 V to 5.5 V)
- No internal current source on A port to reduce current consumption for portable applications
- Active HIGH enable input disables current mirrors to reduce standby power
- Open-drain inputs/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard-mode and Fast-mode I<sup>2</sup>C-bus devices and multiple controllers
- Powered-off high-impedance I<sup>2</sup>C-bus pins
- Operating supply voltage range of 0.8 V to 2.0 V on port A, 2.3 V to 5.5 V on port B
- All pins are 5 V tolerant with respect to ground pin
- 0 Hz to 400 kHz clock frequency  
**Remark:** The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP8, XQFN8

### 3 Ordering information

Table 2. Ordering information

Type number	Topside mark	Package		
		Name	Description	Version
PCA9509PDP	9509P	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1
PCA950PGM	9PX <sup>[1]</sup>	XQFN8	plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 × 1.6 × 0.5 mm	SOT902-2

[1] 'X' changes based on date code.

#### 3.1 Ordering options

Table 3. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9509PDP	PCA9509PDP,118	TSSOP8	Reel 13" Q1/T1 *standard mark SMD	2500	T <sub>amb</sub> = -40 °C to +85 °C
PCA950PGM	PCA9509PGM,125	XQFN8	Reel 7" Q3/T4 *standard mark	4000	T <sub>amb</sub> = -40 °C to +85 °C

### 4 Functional diagram




Figure 1. Functional diagram of PCA9509P

## 5 Pinning information

### 5.1 Pinning




Figure 2. Pin configuration for TSSOP8

Figure 3. Pin configuration for XQFN8

### 5.2 Pin description

Table 4. Pin description

Symbol	Pin	Description
V <sub>CC(A)</sub>	1	port A power supply
A1 <sup>[1]</sup>	2	port A (lower voltage side)
A2 <sup>[1]</sup>	3	port A (lower voltage side)
GND	4	ground (0 V)
EN	5	enable input (active HIGH)
B2 <sup>[1]</sup>	6	port B (SMBus/I <sup>2</sup> C-bus side)
B1 <sup>[1]</sup>	7	port B (SMBus/I <sup>2</sup> C-bus side)
V <sub>CC(B)</sub>	8	port B power supply

[1] Port A and port B can be used for either SCL or SDA.

## 6 Functional description

Refer to [Figure 1](#).

The PCA9509P enables I<sup>2</sup>C-bus or SMBus translation down to  $V_{CC(A)}$  as low as 0.8 V without degradation of system performance. The PCA9509P contains 2 bidirectional open-drain buffers specifically designed to support up-translation/down-translation between the low voltage and 3.3 V SMBus or 5 V I<sup>2</sup>C-bus. The port A and port B I/Os are over-voltage tolerant to 5.5 V even when the device is unpowered.

The PCA9509P includes a power-up circuit that keeps the output drivers turned off until  $V_{CC(B)}$  is above 1.7 V and the  $V_{CC(A)}$  is above 0.7 V.  $V_{CC(B)}$  and  $V_{CC(A)}$  can be applied in any sequence at power-up. After power-up and with the EN pin HIGH, a LOW level on port A (below approximately  $0.15V_{CC(A)}$ ) turns on the corresponding port B driver (either SDA or SCL) and drives port B down to about 0 V. When port A rises above approximately  $0.15V_{CC(A)}$ , the port B pull-down driver is turned off and the external pull-up resistor pulls the pin HIGH. When port B falls first and goes below  $0.3V_{CC(B)}$ , the port A driver is turned on and port A pulls down to  $0.2V_{CC(A)}$  (typical). The port B pull-down is not enabled unless the port A voltage goes below  $V_{IL}$ . If the port A low voltage goes below  $V_{IL}$ , the port B pull-down driver is enabled until port A rises above approximately  $0.15V_{CC(A)}$  ( $V_{IL}$ ), then port B, if not externally driven LOW, rises, being pulled up by the external pull-up resistor. When port B voltage rises above 50 % of  $V_{CC(B)}$ , port A continues to rise being pulled up by external pull-up resistor.

**Remark:** Ground offset between the PCA9509P ground and the ground of devices on port A of the PCA9509P must be avoided.

The reason for this cautionary remark is that a CMOS/NMOS open-drain capable of sinking 3 mA of current at 0.4 V has an output resistance of 133  $\Omega$  or less ( $R = E / I$ ). Such a driver shares enough current with the port A output pull-down of the PCA9509P to be seen as a LOW as long as the ground offset is zero. If the ground offset is greater than 0 V, then the driver resistance must be less. Since  $V_{IL}$  can be as low as 80 mV at cold temperatures and the low end of the current distribution, the maximum ground offset should not exceed 40 mV.

Bus repeaters that use an output offset are not interoperable with the port A of the PCA9509P as their output LOW levels are not recognized by the PCA9509P as a LOW. If the PCA9509P is placed in an application where the  $V_{IL}$  of port A of the PCA9509P does not go below its  $V_{IL}$ , the port B does not go LOW.

Port B provides normal I<sup>2</sup>C-bus voltage levels and is interoperable with all I<sup>2</sup>C-bus targets, controllers and repeaters.

### 6.1 Enable

The EN pin is active HIGH and allows the user to select when the repeater is active. This can be used to isolate a badly behaved target on power-up until after the system power-up reset. It should never change state during an I<sup>2</sup>C-bus operation because disabling during a bus operation hangs the bus and enabling part way through a bus cycle could confuse the I<sup>2</sup>C-bus parts being enabled. The EN also puts the PCA9509P in a standby condition to reduce power consumption.

The enable pin should only change state when the bus and the repeater port are in an idle state to prevent system failures.

Because the enable pin (EN) can put the PCA9509P in Standby mode, and when in standby the current mirrors are turned OFF to save power, the recovery from the

disabled/standby state is slow so that the current mirrors can return to full current before the channels are enabled.

**Remark:** The system design should allow sufficient time after STOP before disabling the PCA9509P so that both sides of the SDA and SCL channels are HIGH. It should also allow sufficient time before the START such that the channel is disabled before the SDA goes LOW. The PCA9509P should only be enabled during a bus idle state and there also must be sufficient time allowed before the START such that the PCA9509P is fully active before the falling edge of the SDA that defines a START.

## 6.2 I<sup>2</sup>C-bus systems

As with the standard I<sup>2</sup>C-bus system, pull-up resistors are required to provide the logic HIGH levels. The size of these pull-up resistors depends on the system. Port A is designed to work with pull-up resistor's size as required to meet rise time requirements but minimize current consumption. Port B is designed to work with Standard-mode and Fast-mode I<sup>2</sup>C-bus devices in addition to SMBus devices. Standard-mode I<sup>2</sup>C-bus devices only specify 3 mA output drive; this limits the termination current to 3 mA in a generic I<sup>2</sup>C-bus system where Standard-mode devices and multiple controllers are possible. Under certain conditions higher termination currents can be used (when all currents are > 3 mA).

## 6.3 Edge rate control

The PCA9509P includes circuitry that slows down the falling edge of both the A side and B side open-drain output pull-downs. This slowdown reduces system noise and undershoot when the signal reflects off of the end of the bus. The slew rate control circuit limits the maximum slew rate, and is relatively insensitive to the load capacitance, the bus high voltage and to the pull-up value. The rising edge slew rate on the A side and B side is controlled by RC time constant of the bus pull-up resistor and the bus capacitance, which are system level considerations and not under the control of the PCA9509P. The pull-up resistors should be chosen based on the total bus capacitance to result in a reasonable rising edge transition time that is less than the maximum allowed rise time, and slow enough not to make system level noise problems, and to make the A side low voltage less than  $V_{IL}$ .

## 6.4 Bus pull-up resistor selection

The AC test load for the PCA9509P is 1.35 k $\Omega$  and 50 pF total capacitance. This results in a rise time of approximately 60 ns. The 1.35 k $\Omega$  resistor is chosen to provide a little less than 3 mA in a 3.3 V application so it is compatible with Standard-mode I<sup>2</sup>C-bus devices as well as Fast-mode devices. The B side output pull-down is a strong driver and is capable of sinking Fast-mode Plus (Fm+) currents, however the pull-up must be sized for the weakest part in the system, so if Standard-mode I<sup>2</sup>C-bus parts are present on the B side, the pull-up must be limited to less than 3 mA. If only Fm+ parts are used on the B side, the maximum pull-up current may be up to 30 mA. The pull-up resistor should always be sized to provide less than the rated pull-up current for the weakest part on the bus under the maximum bus voltage expected in the system. When the bus capacitance is high, the current should be set near the maximum current drive for the weakest part. However, if the bus capacitance is low a lower current/higher resistor value should be used to keep the rise time from getting so fast that it causes problems. The A side pull-up resistor must be selected to keep the LOW-level voltage at the A side input below  $0.1V_{CC(A)}$ .

### 6.4.1 Port A pull-up resistor sizing

When selecting the pull-up resistor for the A side of the PCA9509P there are several considerations and limitations from both the PCA9509P and the other parts on the A-side bus that must be taken into account.

#### 6.4.1.1 Minimum resistor size

The first limitation is that in order for the PCA9509P to recognize a LOW on the A side, the voltage level must be below  $0.1V_{CC(A)}$  including ground offset. This and the drive strength of the parts driving the less than  $0.1V_{CC(A)}$  level define the minimum resistor value that can be used based on the other parts on the A-side bus. There is also a limit of 4 mA maximum current that can be applied to the PCA9509P A side when it is LOW. For example, if the part driving the PCA9509P A side is rated at 3 mA at 0.4 V (and it is a MOS part) and assuming that  $V_{CC(A)} = 0.8$  V, then the part has an effective output resistance of  $0.4$  V /  $3$  mA =  $133$   $\Omega$ , so the maximum current is  $0.08$  V /  $133$   $\Omega$  =  $\sim 600$   $\mu$ A, so the maximum pull-up current would be  $600$   $\mu$ A. And for  $V_{CC(A)} = 0.8$  V the minimum resistance would be  $0.72$  V /  $600$   $\mu$ A =  $1.2$  k $\Omega$ . If the part providing the  $0.1V_{CC(A)}$  has a very low output resistance, then the current is limited to 4 mA by the PCA9509P, and for  $V_{CC(A)} = 0.8$  V the minimum pull-up resistance would be  $0.64$  V /  $4$  mA =  $160$   $\Omega$ . Since the ground offset will never be zero, the minimum resistor value needs to be increased accordingly.

#### 6.4.1.2 Maximum resistance sizing

The pull-up resistor on the A side of the PCA9509P should be chosen to provide at least  $100$   $\mu$ A of pull-up current. So for  $V_{CC(A)} = 0.8$  V the maximum resistor value looks like  $0.64$  V /  $100$   $\mu$ A =  $6.4$  k $\Omega$ .

#### 6.4.1.3 Rise time constraints

In addition to the current minimum and maximum considerations, the RC time constant of the A-side bus must be considered. It is recommended that the RC time constant be chosen so that it is greater than  $60$  ns in order to control the size of the bounce that results when a driver on the A side turns off that was driving a  $<0.1V_{CC(A)}$  level and before the offset output driver in the PCA9509P can turn on and hold the voltage to  $\sim 0.2V_{CC(A)}$ . The maximum RC time constant is limited by the I<sup>2</sup>C-bus family specification for maximum rise time between  $0.3V_{CC(A)}$  and  $0.7V_{CC(A)}$  ( $400$  ns for Fast mode and  $1000$  ns for Standard mode operation). Although the maximum current and maximum rise time limits predict an allowable capacitance well above the  $400$  pF I<sup>2</sup>C-bus family specification, this is not likely to be possible in a typical I<sup>2</sup>C-bus system since there is so little voltage margin for the  $V_{IL}$  of the PCA9509P ground offset is more likely to limit the effective capacitance than current drive capability because high-capacitance buses tend to be physically large and large size tends to result in larger ground offset voltages, which must be severely limited to be successful at a bus voltage of  $1$  V and below.

## 7 Application design-in information

A typical application is shown in [Figure 4](#). In this example, the CPU is running on a 0.9 V I<sup>2</sup>C-bus while the target is connected to a 3.3 V bus. Both buses run at 400 kHz. Controller devices can be placed on either bus.




Figure 4. Typical application

When port B of the PCA9509P is pulled LOW by a driver on the I<sup>2</sup>C-bus, a CMOS hysteresis input detects the falling edge when it goes below  $0.3V_{CC(B)}$  and causes the internal driver on port A to turn on, causing port A to pull down to about  $0.2V_{CC(A)}$ . When port A of the PCA9509P falls, a comparator detects the falling edge when it falls below  $0.15V_{CC(A)}$  and causes the internal driver on port B to turn on and pull the port B pin down to ground. In order to illustrate what would be seen in a typical application, refer to [Figure 5](#) and [Figure 6](#). If the bus controller in [Figure 4](#) were to write to the target through the PCA9509P, waveforms shown in [Figure 5](#) would be observed on the B bus. This looks like a normal I<sup>2</sup>C-bus transmission.

On the A bus side of the PCA9509P, the clock and data lines are driven by the controller and swing nearly to ground. After the eighth clock pulse, the target replies with an ACK that causes a LOW on the A side equal to the  $V_{OL}$  of the PCA9509P, which the controller recognizes as a LOW. It is important to note that any arbitration or clock stretching events require that the LOW level on the A bus side at the input of the PCA9509P ( $V_{IL}$ ) is below  $0.1V_{CC(A)}$  to be recognized by the PCA9509P and then transmitted to the B bus side.




Figure 5. Bus B SMBus/I<sup>2</sup>C-bus waveform






Figure 6. Bus A lower voltage waveform

## 8 Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(B)</sub>	supply voltage port B		-0.5	+6.0	V
V <sub>CC(A)</sub>	supply voltage port A		-0.5	+6.0	V
V <sub>I/O</sub>	voltage on an input/output pin	port A	<sup>[1]</sup> -0.5	+6.0	V
		port B; enable pin (EN)	<sup>[1]</sup> -0.5	+6.0	V
I <sub>I/O</sub>	input/output current		-	±20	mA
I <sub>OL</sub>	LOW-level output current	A-side I/O active LOW	-	20	mA
		B-side I/O active LOW	-	40	mA
I <sub>I</sub>	input current		-	±20	mA
P <sub>tot</sub>	total power dissipation		-	100	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C
T <sub>j</sub>	junction temperature		-	+125	°C
T <sub>sp</sub>	solder point temperature	10 s max.	-	300	°C

[1] With I/O pins OFF. If active, see I<sub>OL</sub>.

## 9 Static characteristics

Table 6. Static characteristics

GND = 0 V; T<sub>amb</sub> = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
<b>Supplies</b>						
V <sub>CC(B)</sub>	supply voltage port B		2.3	-	5.5	V
V <sub>CC(A)</sub>	supply voltage port A		0.8 <sup>[2]</sup>	-	2.0	V
I <sub>CC(A)</sub>	supply current port A	all port A static HIGH or LOW	2	5	16	μA
I <sub>CC(B)</sub>	supply current port B	all port B static HIGH	200	500	850	μA
		all port B static LOW	200	510	950	μA
I <sub>CC(B)stb</sub>	standby port B supply current	EN = LOW	0.5	1.5	10	μA
<b>Input and output of port A (A1 to A2)</b>						
V <sub>IH</sub>	HIGH-level input voltage	port A	0.2V <sub>CC(A)</sub>	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.1V <sub>CC(A)</sub>	V
V <sub>IK</sub>	input clamping voltage	I <sub>L</sub> = -18 mA	-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = V <sub>CC(A)</sub> ; EN = HIGH; B1 = HIGH	-10	-	+10	μA
		EN = GND	-1	-	+1	μA
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC(A)</sub> = 0.8 V to 2.0 V; I <sub>load</sub> = 100 μA	<sup>[3]</sup> -	0.2V <sub>CC(A)</sub>	0.25V <sub>CC(A)</sub>	V
V <sub>OL</sub> -V <sub>IL</sub>	difference between LOW-level output and LOW-level input voltage		<sup>[4]</sup> -	0.05V <sub>CC(A)</sub>	-	mV
C <sub>io</sub>	input/output capacitance	disabled	-	7	10	pF
<b>Input and output of port B (B1 to B2)</b>						
V <sub>IH</sub>	HIGH-level input voltage	port B	0.7V <sub>CC(B)</sub>	-	5.5	V
V <sub>IL</sub>	LOW-level input voltage	port B	-0.5	-	+0.3V <sub>CC(B)</sub>	V
V <sub>IK</sub>	input clamping voltage	I <sub>L</sub> = -18 mA	-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 3.6 V with An input HIGH	-1.0	-	+1.0	μA
I <sub>IL</sub>	LOW-level input current	V <sub>I</sub> = 200 mV; V <sub>CC(B)</sub> = 5.5 V; V <sub>CC(A)</sub> = 2.0 V; port A = 1.35 kΩ pull-up to V <sub>CC(A)</sub>	-10	-	+10	μA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 6 mA	-	0.1	0.2	V
		I <sub>OL</sub> = 30 mA at V <sub>CC(B)</sub> = 3.0 V	-	0.2	0.5	V
C <sub>io</sub>	input/output capacitance	disabled	-	3	5	pF
<b>Enable</b>						
V <sub>IL</sub>	LOW-level input voltage		-0.5	-	+0.2V <sub>CC(A)</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.8V <sub>CC(A)</sub>	-	5.5	V
I <sub>IL(EN)</sub>	LOW-level input current on pin EN	V <sub>I</sub> = 0.2 V; V <sub>CC(B)</sub> = 3.6 V; V <sub>CC(A)</sub> = 1.1 V	-10	-	+1	μA

**Table 6. Static characteristics...continued**

$GND = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$I_{LI}$	input leakage current	$V_I = V_{CC(A)}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = 3.0\text{ V}$	-	2	3	pF

[1] Typical values with  $V_{CC(A)} = 1.1\text{ V}$ ,  $V_{CC(B)} = 3.3\text{ V}$ .

[2] Care must be taken to minimize the resistance in series with the ground pin of the PCA9509P to the ground reference point of the  $V_{CC(A)}$  supply because there is only 80 mV margin between the power good threshold and the 0.8 V minimum supply voltage at cold temperature ( $-40\text{ }^{\circ}\text{C}$ ). Because the B-side  $I_{OL}$  of up to 30 mA flows through the resistance causing a voltage drop that effectively reduces the  $V_{CC(A)}$  to chip ground voltage and when  $V_{CC(A)}$  is less than the power good voltage  $\sim 0.72\text{ V}$ , the PCA9509P is disabled. For example, if the resistance is  $1.4\ \Omega$ , then  $1.4\ \Omega \times 60\text{ mA} = 84\text{ mV}$  and  $0.8\text{ V} - 0.084\text{ V} = 0.716\text{ V}$ , which is less than the power good threshold, so the PCA9509P disables when both outputs drive LOW.

[3] As long as the chip ground is common with the input ground reference the driver resistance may be as large as  $120\ \Omega$ . However, ground offset rapidly decreases the maximum allowed driver resistance.

[4] Guaranteed by design.

## 10 Dynamic characteristics

**Table 7. Dynamic characteristics**

$V_{CC(A)} = 0.8\text{ V}$  to  $2.0\text{ V}$ ;  $V_{CC(B)} = 2.3\text{ V}$  to  $5.5\text{ V}$ ;  $GND = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.<sup>[1]</sup>



Symbol	Parameter	Conditions	Min	Typ <sup>[2]</sup>	Max	Unit
$t_{PLH}$	LOW to HIGH propagation delay	port B to port A	[1] 70	110	180	ns
$t_{PHL}$	HIGH to LOW propagation delay	port B to port A	[1] 104	156	270	ns
$SR_f$	falling slew rate	port A; $0.7V_{CC(A)}$ to $0.3V_{CC(A)}$	[1] 0.007	0.015	0.036	V/ns
$t_{PLH}$	LOW to HIGH propagation delay	port A to port B	[1] -72	-110	-175	ns
$t_{PLH2}$	LOW to HIGH propagation delay 2	port A to port B; measured from $0.15V_{CC(A)}$ on port A to $0.5V_{CC(B)}$ on port B	[1] 61	98	266	ns
$t_{PHL}$	HIGH to LOW propagation delay	port A to port B	[1] 52	89	226	ns
$SR_f$	falling slew rate	port B; $0.7V_{CC(B)}$ to $0.3V_{CC(B)}$	[1] 0.02	0.05	0.1	V/ns
$t_{en}$	enable time	EN HIGH to enabled	[3] 10	-	-	$\mu\text{s}$
$t_{dis}$	disable time	EN LOW to disabled	[3] 300	-	-	ns


[1] Load capacitance = 50 pF; load resistance on port B = 1.35 k $\Omega$ . Port A = 1.35 k $\Omega$ , and an input falling slew rate of 0.05 V/ns.

[2] Typical values were measured with  $V_{CC(A)} = 1.1\text{ V}$ ,  $V_{CC(B)} = 3.3\text{ V}$  at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .



[3] Enable pin (EN) should only change state when the bus and the repeater port are in an idle state. That is, the  $t_{en}$  should be considered the set-up time before START and  $t_{dis}$  should be considered the hold time after STOP.





### 10.1 AC waveforms









10.2 Performance curves








11 Test information



$R_L$  = load resistor; 1.35 k $\Omega$   
 $C_L$  = load capacitance includes jig and probe capacitance; 50 pF  
 $R_T$  = termination resistance should be equal to  $Z_o$  of pulse generators

Figure 19. Test circuit for open-drain outputs A to B




$R_L$  = load resistor; 1.35 k $\Omega$   
 $C_L$  = load capacitance includes jig and probe capacitance; 50 pF  
 $R_T$  = termination resistance should be equal to  $Z_o$  of pulse generators

Figure 20. Test circuit for open-drain outputs B to A

12 Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT505-1					99-04-09 03-02-18

Figure 21. Package outline SOT505-1 (TSSOP8)



XQFN8: plastic, extremely thin quad flat package; no leads;  
8 terminals; body 1.6 x 1.6 x 0.5 mm

SOT902-2



Dimensions

Unit <sup>(1)</sup>	A	A <sub>1</sub>	b	D	E	e	e <sub>1</sub>	k	L	L <sub>1</sub>	L <sub>2</sub>	L <sub>3</sub>	v	w	y	y <sub>1</sub>
max	0.5	0.05	0.25	1.65	1.65				0.35	0.15	0.25	0.35				
mm nom			0.20	1.60	1.60	0.55	0.5		0.30	0.10	0.20	0.30	0.1	0.05	0.05	0.05
min		0.00	0.15	1.55	1.55			0.2	0.25	0.05	0.15	0.25				

Note

1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

sot902-2\_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT902-2	---	MO-255	---			16-07-14 16-11-08

Figure 22. Package outline SOT902-2 (XQFN8)

## 13 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

### 13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 13.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 23](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 8](#) and [Table 9](#)

**Table 8. SnPb eutectic process (from J-STD-020D)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 9. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245


Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 23](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 14 Soldering: PCB footprints






Figure 25. PCB footprint for SOT902-2 (XQFN8); reflow soldering

## 15 Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
CPU	Central Processing Unit
ESD	ElectroStatic Discharge
HBM	Human Body Model
I/O	Input/Output
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
NMOS	Negative-channel Metal-Oxide Semiconductor
RC	Resistor-Capacitor network
SMBus	System Management Bus

## 16 Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9509P v.5.0	20220718	Product data sheet	202206023I	PCA9509P v.4
Modifications:	<ul style="list-style-type: none"> <li>• <a href="#">Table 6</a>: Changed PCA9509P max V<sub>IH</sub> specification to clearly indicate port A, port B and Enable pins are overvoltage tolerant to 5.5 V. There is no change to device or test coverage, only to data sheet values.</li> <li>• Removed all references, including associated text, to PCA9509A</li> <li>• The terms "master" and "slave" are deprecated and have been replaced with "controller" and "target" respectively in accordance with NXP's inclusive language project</li> </ul>			
PCA9509P v.4	20180518	Product data sheet	201805026I	PCA9509P v.3
PCA9509P v.3	20130719	Product data sheet	-	PCA9509P v.2
PCA9509P v.2	20130515	Product data sheet	-	PCA9509P v.1
PCA9509P v.1	20120814	Product data sheet	-	-

## 17 Legal information

### 17.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 17.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 17.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Suitability for use in non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

## 17.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.



## Tables

Tab. 1.	Device selection recommendation .....	2	Tab. 7.	Dynamic characteristics .....	11
Tab. 2.	Ordering information .....	3	Tab. 8.	SnPb eutectic process (from J-STD-020D) .....	19
Tab. 3.	Ordering options .....	3	Tab. 9.	Lead-free process (from J-STD-020D) .....	19
Tab. 4.	Pin description .....	4	Tab. 10.	Abbreviations .....	22
Tab. 5.	Limiting values .....	9	Tab. 11.	Revision history .....	22
Tab. 6.	Static characteristics .....	10			

## Figures

Fig. 1.	Functional diagram of PCA9509P .....	3	Fig. 14.	Typical port B LOW to HIGH propagation delay versus port A supply voltage .....	13
Fig. 2.	Pin configuration for TSSOP8 .....	4	Fig. 15.	Typical slew rate versus port A supply voltage .....	13
Fig. 3.	Pin configuration for XQFN8 .....	4	Fig. 16.	Typical propagation delay versus port B supply voltage .....	14
Fig. 4.	Typical application .....	8	Fig. 17.	Typical port B LOW to HIGH propagation delay versus port B supply voltage .....	14
Fig. 5.	Bus B SMBus/I <sup>2</sup> C-bus waveform .....	8	Fig. 18.	Typical slew rate versus port B supply voltage .....	14
Fig. 6.	Bus A lower voltage waveform .....	9	Fig. 19.	Test circuit for open-drain outputs A to B .....	15
Fig. 7.	Propagation delay times and slew rate; port B to port A .....	11	Fig. 20.	Test circuit for open-drain outputs B to A .....	15
Fig. 8.	Propagation delay times and slew rate; port A to port B .....	11	Fig. 21.	Package outline SOT505-1 (TSSOP8) .....	16
Fig. 9.	Propagation delay from the port A's external driver switching off to port B LOW-to-HIGH transition; port A to port B .....	12	Fig. 22.	Package outline SOT902-2 (XQFN8) .....	17
Fig. 10.	Typical propagation delay versus ambient temperature .....	12	Fig. 23.	Temperature profiles for large and small components .....	20
Fig. 11.	Typical port B LOW to HIGH propagation delay versus ambient temperature .....	12	Fig. 24.	PCB footprint for SOT505-1 (TSSOP8); reflow soldering .....	20
Fig. 12.	Typical slew rate versus ambient temperature .....	13	Fig. 25.	PCB footprint for SOT902-2 (XQFN8); reflow soldering .....	21
Fig. 13.	Typical propagation delay versus port A supply voltage .....	13			

## Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>
1.1	Selection recommendations .....	2
<b>2</b>	<b>Features and benefits</b> .....	<b>2</b>
<b>3</b>	<b>Ordering information</b> .....	<b>3</b>
3.1	Ordering options .....	3
<b>4</b>	<b>Functional diagram</b> .....	<b>3</b>
<b>5</b>	<b>Pinning information</b> .....	<b>4</b>
5.1	Pinning .....	4
5.2	Pin description .....	4
<b>6</b>	<b>Functional description</b> .....	<b>5</b>
6.1	Enable .....	5
6.2	I <sup>2</sup> C-bus systems .....	6
6.3	Edge rate control .....	6
6.4	Bus pull-up resistor selection .....	6
6.4.1	Port A pull-up resistor sizing .....	7
6.4.1.1	Minimum resistor size .....	7
6.4.1.2	Maximum resistance sizing .....	7
6.4.1.3	Rise time constraints .....	7
<b>7</b>	<b>Application design-in information</b> .....	<b>8</b>
<b>8</b>	<b>Limiting values</b> .....	<b>9</b>
<b>9</b>	<b>Static characteristics</b> .....	<b>10</b>
<b>10</b>	<b>Dynamic characteristics</b> .....	<b>11</b>
10.1	AC waveforms .....	11
10.2	Performance curves .....	12
<b>11</b>	<b>Test information</b> .....	<b>15</b>
<b>12</b>	<b>Package outline</b> .....	<b>16</b>
<b>13</b>	<b>Soldering of SMD packages</b> .....	<b>18</b>
13.1	Introduction to soldering .....	18
13.2	Wave and reflow soldering .....	18
13.3	Wave soldering .....	18
13.4	Reflow soldering .....	18
<b>14</b>	<b>Soldering: PCB footprints</b> .....	<b>20</b>
<b>15</b>	<b>Abbreviations</b> .....	<b>22</b>
<b>16</b>	<b>Revision history</b> .....	<b>22</b>
<b>17</b>	<b>Legal information</b> .....	<b>23</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.