





**DRV8410** SLVSGH7A - NOVEMBER 2022 - REVISED DECEMBER 2022

# **DRV8410 Dual H-Bridge Motor Driver with Current Regulation**

#### 1 Features

- Dual H-bridge motor driver, can drive -
  - One bipolar stepper motor
  - One or two brushed DC motors
  - Solenoids and other inductive loads
- Low ON-resistance: HS + LS = 800 m $\Omega$  (Typical, 25°C)
- Wide Power Supply Voltage Range
  - 1.65 to 11 V
- Pin-to-pin compatible with -
  - DRV8833: 360-mΩ/bridge
  - DRV8833C: 1735-mΩ/bridge
  - DRV8847:  $1000-m\Omega/bridge$
  - DRV8411: 400-mΩ/bridge
  - DRV8411A: 400-mΩ/bridge
- High output current capability: 2.5-A Peak
- PWM control interface
- Supports 1.8-V, 3.3-V, and 5-V logic inputs
- · Integrated current regulation
- Low-power sleep mode
  - $\le 30 \text{ nA at V}_{VM} = 5 \text{ V}, T_J = 25^{\circ}\text{C}$
- Small package and footprint
  - 16-pin HTSSOP with PowerPAD™, 5.0×4.4 mm
  - 16-pin Thin-SOT with PowerPAD™, 4.2×2.0
  - 16-Pin WQFN with PowerPAD™, 3.0×3.0 mm
- Integrated protection features
  - VM undervoltage lockout (UVLO)
  - Auto-retry overcurrent protection (OCP)
  - Thermal shutdown (TSD)
  - Fault Indication Pin (nFAULT)

## 2 Applications

- **Battery-Powered Toys**
- POS Printers
- Video Security Cameras
- Office Automation Machines
- **Gaming Machines**
- Robotics
- **Electronic Smart Locks**
- General purpose solenoid loads

## 3 Description

The DRV8410 is a dual H-bridge motor driver that can drive one or two DC brush motors, one stepper motor, solenoids, or other inductive loads. The tripler charge pump allows the device to operate down to 1.65 V to accommodate 1.8-V supply rails and low-battery conditions. The charge pump integrates all capacitors and allows for 100% duty cycle operation. The inputs and outputs can be paralleled to drive high current brush DC motors with half the R<sub>DS(ON)</sub>.

The device implements current regulation by comparing an internal refernce voltage to the voltage on the xISEN pins, which is proportional to motor current through an external sense resistor. The ability to limit current can significantly reduce large currents during motor startup and stall conditions.


A low-power sleep mode achieves ultra-low quiescent current draw by shutting down most of the internal circuitry. Internal protection features include undervoltage, overcurrent, and overtemperature.

The DRV8410 is part of a family of devices which come in pin-to-pin, scalable  $R_{DS(ON)}$  options to support various loads with minimal design changes. See Section 5 for information on the devices in this family. View our full portfolio of brushed motor drivers on ti.com.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	HTSSOP (16)	5.00 mm × 4.40 mm
DRV8410	WQFN (16)	3.00 mm × 3.00 mm
	Thin-SOT (16)	4.20 mm × 2.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



## **Table of Contents**

1 Features	1	9.4 Feature Description	11
2 Applications	1	9.5 Device Functional Modes	
3 Description		9.6 Pin Diagrams	17
4 Revision History		10 Application and Implementation	
5 Device Comparison		10.1 Application Information	18
6 Pin Configuration and Functions		11 Power Supply Recommendations	35
7 Specifications	. 5	11.1 Bulk Capacitance	35
7.1 Absolute Maximum Ratings	. 5	11.2 Power Supply and Logic Sequencing	
7.2 ESD Ratings		12 Layout	
7.3 Recommended Operating Conditions	5	12.1 Layout Guidelines	
7.4 Thermal Information	5	12.2 Layout Example	36
7.5 Electrical Characteristics	6	13 Device and Documentation Support	38
7.6 Timing Diagrams	7	13.1 Documentation Support	38
8 Typical Characteristics		13.2 Receiving Notification of Documentation Updates	
9 Detailed Description		13.3 Community Resources	38
9.1 Overview	10	13.4 Trademarks	38
9.2 Functional Block Diagram	10	14 Mechanical, Packaging, and Orderable	
9.3 External Components	11	Information	39

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (Septemer 2022) to Revision A (December 2022)	Page
•	Change device status from "Advanced Information" to "Production Data."	1



## **5 Device Comparison**

## **Table 5-1. Device Comparison Table**

Device Name	Supply Voltage (V)	R <sub>DS(on)</sub> (mΩ)	Overcurrent Protection limit (A)	Current Regulation	Current- Sense Feedback	Direct Pin-to-Pin Replacement	Pin-to-Pin Replacement with Modifications
DRV8410 DRV8411	1.65 to 11	800 400	2.5	External Shunt Resistor	External Amplifier	DRV8833, DRV8833C	DRV8847
DRV8411A	1.65 to 11	400	4	Internal current r		N/A	DRV8833, DRV8833C, DRV8847

# **6 Pin Configuration and Functions**




Figure 6-1. PWP or DYZ Package 16-Pin HTSSOP Top View




Figure 6-2. RTE Package 16-Pin WQFN Top View

**Table 6-1. Pin Functions** 

	PIN						
NAME	RTE	PWP, DYZ	TYPE <sup>(1)</sup>	DESCRIPTION			
AIN1	14	16	I	H-bridge control input for full bridge A (AOUT1, AOUT2). See Section 9.4.1. Internal pulldown resistor.			
AIN2	13	15	I	oridge control input for full bridge A (AOUT1, AOUT2). See Section 9.4.1. Internal pulldown istor.			
AISEN	1	3	0	Full bridge A (AOUT1, AOUT2) sense. Connect this pin to a current sense resistor for full bridge A. Connect this pin to the GND pin if current regulation is not required. See Section 9.4.2.			
AOUT1	16	2	0	Bridge A output 1			
AOUT2	2	4	0	Bridge A output 2			
BIN1	7	9	I	H-bridge control input for full bridge B (BOUT1, BOUT2). See Section 9.4.1. Internal pulldown resistor.			
BIN2	8	10	I	H-bridge control input for full bridge B (BOUT1, BOUT2). See Section 9.4.1. Internal pulldown resistor.			
BISEN	4	6	0	Full bridge B (BOUT1, BOUT2) sense. Connect this pin to a current sense resistor for full bridge A. Connect this pin to the GND pin if current regulation is not required. See Section 9.4.2.			
BOUT1	5	7	0	Bridge B output 1			

Copyright © 2023 Texas Instruments Incorporated



## **Table 6-1. Pin Functions (continued)**

	PIN				
NAME	RTE	PWP, DYZ	TYPE <sup>(1)</sup>	DESCRIPTION	
BOUT2	3	5	0	Bridge B output 2	
GND	11	13	PWR	vice ground. Connect to system ground.	
NC	9, 12	11, 14	_	Not connected	
nFAULT	6	8	OD	Fault indicator output. Pulled low during a fault condition. Connect an external pullup resistor for open-drain operation. See Section 9.4.3.	
nSLEEP	15	1	I	Sleep mode input. Logic high to enable device. Logic low to enter low-power sleep mode. See Section 9.5.2. Internal pulldown resistor.	
PAD	_	_	_	Thermal pad. Connect to system ground.	
VM	10	12	PWR	1.65-V to 11-V power supply input. Connect a 0.1-μF bypass capacitor to ground, as well as sufficient Bulk Capacitance rated for VM.	

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply pin voltage	VM	-0.5	12	V
Power supply transient voltage ramp	VM	0	2	V/µs
Current sense pin voltage	AISEN, BISEN	-0.6	0.6	V
Logic pin voltage	nSLEEP, AIN1, AIN2, BIN1, BIN2	-0.3	5.75	V
Open-drain output pin voltage	nFAULT	0.3	5.75	V
Output pin voltage	AOUT1, AOUT2, BOUT1, BOUT2	-V <sub>SD</sub>	V <sub>VM</sub> +V <sub>SD</sub>	V
Output current	AOUT1, AOUT2, BOUT1, BOUT2	Internally Limited	Internally Limited	Α
Ambient temperature, T <sub>A</sub>		-40	125	°C
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

## 7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM MA	X UNIT
$V_{VM}$	Power supply voltage	VM	1.65		11 V
V <sub>IN</sub>	Logic input voltage	nSLEEP, AIN1, AIN2, BIN1, BIN2	0	Ę	.5 V
f <sub>PWM</sub>	PWM frequency	AIN1, AIN2, BIN1, BIN2	0	1	00 kHz
V <sub>OD</sub>	Open drain pullup voltage	nFAULT	0	Į.	.5 V
I <sub>OD</sub>	Open drain output current	nFAULT	0		5 mA
I <sub>OUT</sub> (1)	Peak output current	OUTx	0	I <sub>OCP</sub> ,	<sub>nin</sub> A
T <sub>A</sub>	Operating ambient temperature	·	-40	1	25 °C
TJ	Operating junction temperature		-40	1	50 °C

<sup>(1)</sup> Power dissipation and thermal limits must be observed

#### 7.4 Thermal Information

		DEVICE	DEVICE	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	RTE (WQFN)	UNIT
		PINS	PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	48.3	55	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.8	56.7	°C/W

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



		DEVICE	DEVICE	
	THERMAL METRIC(1)	PWP (HTSSOP)	RTE (WQFN)	UNIT
		PINS	PINS	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.3	28.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.7	2.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	23.3	28.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.5	15.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $1.65 \text{ V} \le \text{V}_{\text{VM}} \le 11 \text{ V}, -40 ^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150 ^{\circ}\text{C}$  (unless otherwise noted). Typical values are at T<sub>J</sub> = 27  $^{\circ}\text{C}$  and V<sub>VM</sub> = 5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUI	PPLIES (VM)	,			'	
I <sub>VMQ</sub>	VM sleep mode current	nSLEEP = 0 V, V <sub>VM</sub> = 5 V, T <sub>J</sub> = 27°C		4	30	nA
I <sub>VM</sub>	VM active mode current	xIN1 = 3.3 V, xIN2 = 0 V, V <sub>VM</sub> = 5 V		1.3	2.5	mA
t <sub>WAKE</sub>	Turnon time	Sleep mode to active mode delay			100	μs
t <sub>SLEEP</sub>	Turnoff time	Active mode to sleep mode delay		5		μs
LOGIC-LEVI	EL INPUTS (nSLEEP, AIN1, AIN2, BIN1, I	BIN2)				
V <sub>IL</sub>	Input logic low voltage		0		0.4	٧
V <sub>IH</sub>	Input logic high voltage		1.45		5.5	V
V <sub>HYS_nSLEEP</sub>	nSLEEP Input hysteresis		100			mV
V <sub>HYS_logic</sub>	Logic Input hysteresis (except nSLEEP)		50			mV
I <sub>IL</sub>	Input logic low current	V <sub>xINx</sub> = 0 V	-1		1	μΑ
I <sub>IH,nSLEEP</sub>	Input logic high current	V <sub>nSLEEP</sub> = 5 V			14	μA
I <sub>IH</sub>	Input logic high current	V <sub>xINx</sub> = 5 V	20		70	μA
R <sub>PD,nSLEEP</sub>	Input pulldown resistance			500		kΩ
R <sub>PD</sub>	Input pulldown resistance			100		kΩ
t <sub>DEGLITCH</sub>	Input logic deglitch			50		ns
OPEN-DRAI	N OUTPUTS (nFAULT)					
V <sub>OL</sub>	Output logic low voltage	I <sub>OD</sub> = 5 mA			0.3	V
l <sub>OZ</sub>	Output logic high current	V <sub>OD</sub> = 5 V	-1		1	μA
DRIVER OU	TPUTS (AOUT1, AOUT2, BOUT1, BOUT	2)				
R <sub>HS_DS(ON)</sub>	High-side MOSFET on resistance	I <sub>OUTx</sub> = 0.2 A		400		mΩ
R <sub>LS_DS(ON)</sub>	Low-side MOSFET on resistance	I <sub>OUTx</sub> = -0.2 A		400		mΩ
V <sub>SD</sub>	Body diode forward voltage	I <sub>OUTx</sub> = -0.5 A		1		V
t <sub>RISE</sub>	Output rise time	$V_{OUTx}$ rising from 10% to 90% of $V_{VM}$ , $V_{VM}$ = 5 V		100		ns
t <sub>FALL</sub>	Output fall time	$V_{OUTx}$ falling from 90% to 10% of $V_{VM}$ , $V_{VM}$ = 5 V		50		ns
t <sub>PD</sub>	Input to output propagation delay	Input crosses 0.8 V to V <sub>OUTx</sub> = 0.1×V <sub>VM</sub> , I <sub>OUTx</sub> = 1 A		600		ns
t <sub>DEAD</sub>	Output dead time			400		ns
CURRENT F	REGULATION (AISEN, BISEN)					
V <sub>TRIP</sub>	xISEN trip voltage		180	200	230	mV
t <sub>OFF</sub>	Current regulation off time			20		μs
t <sub>BLANK</sub>	Current regulation blanking time			1.8		μs
t <sub>DEG</sub>	Current regulation deglitch time			1		μs
	I .	1				


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

 $1.65~\text{V} \leq \text{V}_{\text{VM}} \leq 11~\text{V}, -40~\text{C} \leq \text{T}_{\text{J}} \leq 150~\text{C}$  (unless otherwise noted). Typical values are at T<sub>J</sub> = 27 °C and V<sub>VM</sub> = 5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PROTECTIO	PROTECTION CIRCUITS							
V	Supply undervoltage lockout (UVLO)	Supply rising			1.6	V		
V <sub>UVLO</sub>	Supply undervoltage lockout (0 vEO)	Supply falling	1.3			V		
V <sub>UVLO_HYS</sub>	Supply UVLO hysteresis	Rising to falling threshold		100		mV		
t <sub>UVLO</sub>	Supply undervoltage deglitch time	V <sub>VM</sub> falling to OUTx disabled		10		μs		
I <sub>OCP</sub>	Overcurrent protection trip point		2.5			Α		
V <sub>OCP_ISEN</sub>	Overcurrent protection trip point on ISEN pin			0.6		V		
t <sub>OCP</sub>	Overcurrent protection deglitch time			4.2		μs		
t <sub>RETRY</sub>	Overcurrent protection retry time			1.6		ms		
T <sub>TSD</sub>	Thermal shutdown temperature		153		193	°C		
T <sub>HYS</sub>	Thermal shutdown hysteresis			18		°C		

## 7.6 Timing Diagrams






Figure 7-1. Input-to-Output Timing



## **8 Typical Characteristics**




Figure 8-1. Active Mode Current




Figure 8-2. Sleep Mode Current

## **8 Typical Characteristics**




Figure 8-3. High-side MOSFET on resistance




Figure 8-4. Low-side MOSFET on resistance



## 9 Detailed Description


## 9.1 Overview

The DRV8410 is a dual H-bridge motor driver for driving two brushed DC motors or one stepper motor from a 1.65-V to 11-V supply rail. The integrated current regulation feature limits motor current to a predefined maximum based on xISEN resistors.

Two logic inputs control each H-bridge, which consists of four N-channel MOSFETs that have a typical  $R_{DS(ON)}$  of 800 m $\Omega$  (including one high-side and one low-side FET). The input and output pins can be paralleled to support a single H-bridge driver with half of the  $R_{DS(ON)}$  for driving higher currents. A single power input, VM, serves as both device power and the motor winding bias voltage. The integrated charge pump of the device boosts VM internally and fully enhances the high-side FETs. Motor speed can be controlled with pulse-width modulation, at frequencies between 0 to 100 kHz. The device enters a low-power sleep mode by bringing the nSLEEP pin low.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), overcurrent protection (OCP), and overtemperature shutdown (TSD).

### 9.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 9.3 External Components

Table 9-1 lists the recommended values of the external components for the driver.

Table 9-1. DRV8410 External Com	ponents
---------------------------------	---------

·-·-·-·				
COMPONENT	PIN 1	PIN 2	RECOMMENDED	
C <sub>VM1</sub>	VM	GND	VM-rated capacitor, 10 μF minimum	
C <sub>VM2</sub>	VM	GND	0.1-μF, VM rated ceramic capacitor	
R <sub>nFAULT</sub>	VEXT <sup>(1)</sup>	nFAULT	Pullup resistor, I <sub>OD</sub> ≤ 5 mA	
R <sub>AISEN</sub>	AISEN	GND	Sense resistor, see the Section 9.4.2 for sizing	
R <sub>BISEN</sub>	BISEN	GND	Sense resistor, see the Section 9.4.2 for sizing	

<sup>(1)</sup> VEXT is not a pin on the DRV8410, but a pullup resistor on the VEXT external supply voltage is required for the open-drain output, nFAULT.

#### 9.4 Feature Description

## 9.4.1 Bridge Control

The DRV8410 has two identical H-bridge motor drivers. The input pins, AINx and BINx, control the corresponding outputs, AOUTx and BOUTx, respectively. Table 9-2 shows how the inputs control the H-bridge outputs.

Table 9-2. H-Bridge Control

nSLEEP	xIN1	xIN2	xOUT1	xOUT2	DESCRIPTION	
0	Х	X	High-Z	High-Z Low-power sleep mode		
1	0	0	High-Z	High-Z	Coast/ fast decay; H-bridge disabled to High-Z	
1	0	1	L	Н	Reverse (Current OUT2 → OUT1)	
1	1	0	Н	L	Forward (Current OUT1 → OUT2)	
1	1	1	L	L	Brake; low-side slow decay	

The inputs can be set to constant voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. When using PWM, switching between driving (forward or reverse) and slow-decay states typically works best. For example, to drive a motor forward with 50% of the maximum RPM, IN1 = 1 and IN2 = 0 during the driving period or PWM "on" time, and IN1 = 1 and IN2 = 1 during the PWM "off" time.

Alternatively, the coast mode (IN1 = 0, IN2 = 0) for fast current decay is also available. To PWM using fast decay, the PWM signal is applied to one xIN pin while the other is held low, as shown below.

Table 9-3. PWM Control of Motor Speed

xIN1	xIN2	DESCRIPTION	
PWM	0	Forward PWM, fast decay	
1	PWM	Forward PWM, slow decay	
0	PWM	Reverse PWM, fast decay	
PWM	1	Reverse PWM, slow decay	

Figure 9-1 shows how the motor current flows through the H-bridge. The input pins can be powered before VM is applied.

Copyright © 2023 Texas Instruments Incorporated







Figure 9-1. H-Bridge Current Paths

When an output changes from driving high to driving low, or driving low to driving high, dead time is automatically inserted to prevent shoot-through. The  $t_{DEAD}$  time is the time in the middle when the output is High-Z. If the output pin is measured during  $t_{DEAD}$ , the voltage depends on the direction of current. If the current is leaving the pin, the voltage is a diode drop below ground. If the current is entering the pin, the voltage is a diode drop above VM. This diode is the body diode of the high-side or low-side FET.

The propagation delay time  $(t_{PD})$  is measured as the time between an input edge to output change. This time accounts for input deglitch time and other internal logic propagation delays. The input deglitch time prevents noise on the input pins from affecting the output state. Additional output slew delay timing accounts for FET turn on or turn off times  $(t_{RISE})$  and  $t_{FALL}$ .






Figure 9-2. H-Bridge Timing Diagram

#### 9.4.1.1 Parallel Bridge Interface

In the parallel bridge interface, the DRV8410 is configured to drive a higher current brushed-DC (BDC) motor by connecting the driver outputs in parallel to reduce the  $R_{DS(ON)}$  by a factor of two. Figure 9-3 shows an example of how to connect the pins on the device. To use parallel bridge interface operation, connect AIN1 and BIN1 to the same control signal, IN1, and connect AIN2 and BIN2 to the same control signal, IN2. Similarly, connect AOUT1 and BOUT1 to the same output node, OUT1, and connect AOUT2 and BOUT2 to the same output node, OUT2. AISEN and BISEN must be connected to the same ground plane.

Current regulation may be used if AISEN and BISEN are connected to the same sense resistor. The voltage of the xISEN pins will be compared to the internal V<sub>TRIP</sub> reference (0.2 V) to set the current regulation level.




Figure 9-3. Parallel Mode Connections

This mode can deliver the full functionality of the BDC motor control with all four modes (forward, reverse, coast, and brake mode). Table 9-4 shows the control interface states in parallel mode.

nSLEEP	IN1 (AIN1 & BIN1)	IN2 (AIN2 & BIN2)	OUT1 (AOUT1 & BOUT1	OUT2 (AOUT2 & BOUT2)	DESCRIPTION
0	X	X	High-Z	High-Z	Low-power sleep mode
1	0	0	High-Z	High-Z	Coast; H-bridge disabled to High-Z
1	0	1	L	Н	Reverse (Current OUT2 → OUT1)
1	1	0	Н	L	Forward (Current OUT1 → OUT2)
1	1	1	L	L	Brake; low-side slow decay

Table 9-4. Parallel H-Bridge Control

#### 9.4.2 Current Regulation

The current through the motor windings may be limited, by the current regulation feature of the DRV8410. For DC motors, current control is used to limit the start-up and stall current of the motor. For stepper motors, current control is often used when the supply rail rating is higher than the motor voltage rating so the winding current remains within the motor specification.

The current regulation feature is implemented with a current chopping scheme. The PWM chopping current,  $I_{TRIP}$ , is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins with a reference voltage of 200 mV. Figure 9-4 shows the relevant circuitry for current regulation of a single H-bridge in DRV8410.






Figure 9-4. Current Regulation Circuit

When the motor current reaches the  $I_{TRIP}$  level, the device enforces slow current decay by enabling both low-side FETs for a duration of  $t_{OFF}$  as shown in Figure 9-5.




Figure 9-5. Current-Regulation Time Periods

After  $t_{OFF}$  elapses, the output is re-enabled according to the two inputs for that bridge, xINx. The device drives current until the motor current reaches the  $I_{TRIP}$  level again. The amount of time spent in the drive state depends on the VM voltage, the back-EMF of the motor, and the inductance of the motor. If the state of the INx control pins changes during the  $t_{OFF}$  time, the remainder of the  $t_{OFF}$  time is ignored, and the outputs will again follow the inputs.

After  $t_{OFF}$  elapses, if  $I_{OUT}$  is still greater than  $I_{TRIP}$ , the H-bridge enters another period of brake/low-side slow decay for  $t_{OFF}$  after a drive time of  $t_{BLANK}$ .

The chopping current is calculated in Equation 1.

$$R_{SENSE} = 0.2 \text{ V} / I_{TRIP} \tag{1}$$

Example: If a 1- $\Omega$  sense resistor is used, the chopping current will be 200 mV/1  $\Omega$  = 200 mA.

If current regulation is not required, the xISEN pins should be directly connected to the PCB ground plane.

#### 9.4.3 Protection Circuits

The DRV8410 is fully protected against undervoltage, overcurrent and overtemperature events.

#### 9.4.3.1 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive internally. If this current limit persists for longer than the OCP deglitch time  $(t_{\text{OCP}})$ , all FETs in the H-bridge will disable and the nFAULT pin will assert low. The driver re-enables after the OCP retry period  $(t_{\text{RETRY}})$  has passed. nFAULT becomes high again at this time and normal operation resumes. If the fault condition is still present, the cycle repeats as shown in Figure 9-6. Please note that only the H-bridge where an overcurrent condition is detected will be disabled while the other bridge will function normally.




Figure 9-6. OCP Operation

Overcurrent conditions are detected independently on both high- and low-side FETs. This means that a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. The xISEN pins also integrate a separate overcurrent trip threshold specified by  $V_{\text{OCP\_ISEN}}$  for additional protection when the VM voltage is low or the  $R_{\text{SENSE}}$  resistance on the xISEN pin is high.

### 9.4.3.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin asserts low. Once the die temperature has fallen to a safe level, operation will automatically resume.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or an ambient temperature outside of the Recommended Operating Conditions.

#### 9.4.3.3 Undervoltage Lockout (UVLO)

Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage,  $V_{UVLO}$ , all circuitry in the device is disabled, the output FETS are disabled, and all internal logic is reset. Normal operation resumes when the  $V_{VM}$  voltage rises above the UVLO rising threshold as shown in Figure 9-7. The nFAULT pin is driven low during an undervoltage condition and is released after operation starts again.

When  $V_{VM}$  is close to 0 V, the internal circuitry may not bias properly, and the open-drain pull-down on the nFAULT pin may release.

Copyright © 2023 Texas Instruments Incorporated






Figure 9-7. VM UVLO Operation

## 9.5 Device Functional Modes

Table 9-5 summarizes the DRV8410 functional modes described in this section.

Table 9-5. Modes of Operation

MODE	CONDITION	H-BRIDGE	INTERNAL CIRCUITS
Active Mode	nSLEEP pin high	Operating	Operating
Low-Power Sleep Mode	nSLEEP pin low	Disabled	Disabled
Fault Mode	Any fault condition met	Disabled	See Table 9-6

#### 9.5.1 Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold  $V_{UVLO}$ , the nSLEEP pin is high, and  $t_{WAKE}$  has elapsed, the device enters active mode. In this mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs.

#### 9.5.2 Low-Power Sleep Mode

The DRV8410 device supports a low power mode to reduce current consumption from the VM pin when the driver is not active. This mode is entered by setting nSLEEP = logic low and waiting for  $t_{SLEEP}$  to elapse.

In sleep mode, the H-bridge, charge pump, internal regulator, and internal logic are disabled and the device draws minimal current from the supply pin ( $I_{VMQ}$ ). The device relies on a weak pulldown to ensure all of the internal MOSFETs remain disabled. If the device is powered up while the nSLEEP pin is low, it immediately enters sleep mode. After the nSLEEP pin is high for longer than the duration of  $t_{WAKE}$ , the device becomes fully operational.

The following timing diagram shows an example of entering and leaving sleep mode.




Figure 9-8. Sleep Mode Entry and Wakeup Timing Diagram

#### 9.5.3 Fault Mode

The DRV8410 device enters a fault mode when a fault is encountered. This protects the device and the load on the outputs. The device behavior in the fault mode is described in Table 9-6 and depends on the fault condition. The device will leave the fault mode and re-enter the active mode when the recovery condition is met.

**Table 9-6. Fault Conditions Summary** 

FAULT	CONDITION	ERROR REPORT	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY
VM undervoltage (UVLO)	$V_{M} < V_{UVLO,falling}$	nFAULT	Disabled	Disabled	$V_{M} > V_{UVLO,rising}$
Overcurrent (OCP)	I <sub>OUT</sub> > I <sub>OCP</sub>	nFAULT	Disabled	Operating	Automatic retry: t <sub>RETRY</sub>
Thermal Shutdown (TSD)	T <sub>J</sub> > T <sub>TSD</sub>	nFAULT	Disabled	Operating	Automatic: T <sub>J</sub> < T <sub>TSD</sub> - T <sub>HYS</sub>

## 9.6 Pin Diagrams

## 9.6.1 Logic-Level Inputs

Figure 9-9 shows the input structure for the logic-level input pins AIN1, AIN2, BIN1, BIN2, and nSLEEP.




Figure 9-9. Logic-level input



## 10 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 10.1 Application Information

The DRV8410 is used in brushed-DC or stepper motor control as shown in the following applications examples.

#### **10.1.1 Typical Application**

The user can configure the DRV8410 for stepper motor, dual BDC, or single BDC motor applications as described in this section.

#### 10.1.1.1 Stepper Motor Application

Figure 10-1 shows the typical application of the DRV8410 device to drive a stepper motor.




Figure 10-1. Typical Application Schematic of DRV8410 Driving Stepper Motor

#### 10.1.1.1.1 Design Requirements

Table 10-1 lists design input parameters for system design.

Table 10-1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	V <sub>M</sub>	11 V
Motor winding resistance	R <sub>L</sub>	34 Ω/phase
Motor winding inductance	LL	33 mH/phase
Target trip current	I <sub>TRIP</sub>	500 mA

### 10.1.1.1.2 Detailed Design Procedure

#### 10.1.1.1.2.1 Stepper Motor Speed

The first step in configuring the DRV8410 requires the desired motor speed and stepping level. The device can support full- and half-stepping modes using the PWM interface.

Product Folder Links: DRV8410

If the target motor speed is too high, the motor does not spin. Ensure that the motor can support the target speed.

For a desired motor speed (v), microstepping level ( $n_m$ ), and motor full step angle ( $\theta_{step}$ ),

$$f_{\text{step}}(\text{steps/s}) = \frac{v(\text{rpm}) \times n_{\text{m}}(\text{steps}) \times 360^{\circ}/\text{rot}}{\theta_{\text{step}}(^{\circ}/\text{step}) \times 60 \text{ s/min}}$$
(2)

## 10.1.1.1.2.2 Current Regulation

The trip current ( $I_{TRIP}$ ) is the maximum current driven through either winding. This setting determines the amount of torque the stepper motor will produce when operating in full stepping or half stepping control schemes. For an  $I_{TRIP}$  value of 500 mA, the value of the sense resistor ( $R_{SENSE}$  <sub>x</sub>) is calculated as shown in Equation 3.

$$R_{SENSE\ A} = R_{SENSE\ B} = 0.2\ V\ /\ I_{TRIP} = 0.2\ V\ /\ 0.5\ A = 400\ m\Omega$$
 (3)

Select the closest available value of 400 m $\Omega$  for the sense resistors.

Copyright © 2023 Texas Instruments Incorporated

#### 10.1.1.1.2.3 Stepping Modes

The DRV8410 is used to drive a stepper motor in full-stepping mode or non-circulating half-stepping mode using the following bridge configurations:

- Full-stepping mode
- · Half-stepping mode with slow decay
- · Half-stepping mode with fast decay

#### 10.1.1.1.2.3.1 Full-Stepping Operation

In full-stepping mode, the full-bridge operates in either of two modes (forward or reverse mode) with a phase shift of 90° between the two windings. Full stepping is simplest stepper control mode to implement in firmware and offers the best performance at high speeds.

The controller applies the PWM input to the AIN1, AIN2, BIN1, and BIN2 pins as shown in Figure 10-2 and the driver operates only in forward (FRW) and reverse (REV) mode.




Figure 10-2. Timing Diagram for Full-Stepping

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 10.1.1.1.2.3.2 Half-Stepping Operation with Fast Decay

In half-stepping mode, the full-bridge operates in one of the three modes (forward, reverse, or coast mode) to position the rotor half-way between two full-step positions. The coast state allows the current in the motor winding to decay quickly to 0 A. This mode is best-used when half-stepping at high speeds.

The controller applies the PWM input to the AIN1, AIN2, BIN1, and BIN2 pins as shown in Figure 10-3, and the driver operates in forward, reverse, and coast mode.




Figure 10-3. Timing Diagram for Half-Stepping with Fast Decay

#### 10.1.1.1.2.3.3 Half-Stepping Operation with Slow Decay

In this half-stepping mode, the driver achieves the 0-A state using the slow decay control state (known as "brake mode" for BDC driving). Therefore, the full-bridge operates in one of the three modes (forward, reverse, or brake/slow-decay mode) to position the rotor half-way between two full-step positions. The slow decay state allows the current in the motor winding to decay slowly to 0 A. This mode is best-used when half-stepping at slow speeds and may help to reduce stepper noise and vibration.

The controller applies the PWM input to the AIN1, AIN2, BIN1, and BIN2 pins as shown in Figure 10-4, and the driver operates in forward, reverse, and brake mode.




Figure 10-4. Timing Diagram for Half-Stepping with Slow Decay

#### 10.1.1.1.3 Application Curves

Ch 1 = AIN1, Ch 2 = AIN2, Ch 3 = BIN1, Ch 4 = BIN2, Ch 5 = AOUT12, Ch 6 = BOUT12, Ch 7 = AOUT12 current, Ch 8 = BOUT12 current

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




Figure 10-5. Stepper Motor Full-Step Operation




Figure 10-6. Stepper Motor Half-Step Operation With Fast Decay






Figure 10-7. Stepper Motor Half-Step Operation With Slow Decay

## 10.1.1.2 Dual BDC Motor Application

Figure 10-8 shows the typical application of DRV8410 to drive two BDC motors.




Figure 10-8. Typical Application Schematic of Device Driving Two BDC Motors

#### 10.1.1.2.1 Design Requirements

Table 10-2 lists the design input parameters for system design.

Table 10-2.	Desigr	n Parameters
		DEEEDENCE

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	$V_{M}$	7 V
Motor winding resistance	$R_L$	11.7 Ω
Motor winding inductance	LL	500 μH
Motor RMS current	I <sub>RMS</sub>	490 mA
Motor start-up current	I <sub>START</sub>	600 mA
Target trip current	I <sub>TRIP</sub>	1 A
Trip current reference voltage (internal voltage)	$V_{TRIP}$	200 mV

#### 10.1.1.2.2 Detailed Design Procedure

#### 10.1.1.2.2.1 Motor Voltage

The motor voltage used in an application depends on the rating of the selected motor and the desired revolutions per minute (RPM). A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

#### 10.1.1.2.2.2 Current Regulation

The trip current ( $I_{TRIP}$ ) is the maximum current driven through either winding. Because the peak current (start current) of the motor is 600 mA, the  $I_{TRIP}$  current level is selected to be just greater than the peak current. The selected  $I_{TRIP}$  value for this example is 1 A. Therefore, use Equation 4 to select the value of the sense resistors ( $R_{SENSE\ A}$  and  $R_{SENSE\ B}$ ) connected to the AISEN and BISEN pins.

$$R_{SENSE\ A} = R_{SENSE\ B} = 0.2 \text{ V} / I_{TRIP} = 0.2 \text{ V} / 1 \text{ A} = 200 \text{ m}\Omega$$
 (4)

#### 10.1.1.2.2.3 Sense Resistor

For optimal performance, the sense resistor must:



- Be a surface mount component
- · Have low inductance
- · Be rated for high enough power
- · Be placed closely to the motor driver

The power dissipated by the sense resistor equals  $I_{RMS}^{2} \times R$ . In this example, the peak current is 600 mA, the RMS motor current is 490 mA, and the sense resistor value is 200 m $\Omega$ . Therefore, the sense resistors ( $R_{SENSE12}$  and  $R_{SENSE34}$ ) dissipate 48 mW (490 mA<sup>2</sup> × 200 m $\Omega$  = 48 mW). The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a printed circuit board (PCB) is shared with other components generating heat, margin should be added. For best practice, measure the actual sense resistor temperature in a final system, along with the power MOSFETs, because those components are often the hottest.

Because power resistors are larger and more expensive than standard resistors, the common practice is to use multiple standard resistors in parallel, between the sense node and ground. This practice distributes the current and heat dissipation.

#### 10.1.1.2.3 Application Curves

Ch 1 = AOUT2, Ch 2 = BIN2, Ch 3 = AIN1, Ch 4 = BOUT1, Ch 6 = AIN2, Ch 7 = AOUT12 current, Ch M7 = BOUT12 current



Figure 10-9. No Current Regulation

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



Figure 10-10. Current Regulation

#### 10.1.1.3 Thermal Considerations

#### 10.1.1.3.1 Maximum Output Current

In actual operation, the maximum output current achievable with a motor driver is a function of die temperature. This, in turn, is greatly affected by ambient temperature and PCB design. Basically, the maximum motor current will be the amount of current that results in a power dissipation level that, along with the thermal resistance of the package and PCB, keeps the die at a low enough temperature to stay out of thermal shutdown.

The dissipation ratings given in the data sheet can be used as a guide to calculate the approximate maximum power dissipation that can be expected to be possible without entering thermal shutdown for several different PCB constructions. However, for accurate data, the actual PCB design must be analyzed through measurement or thermal simulation.

#### 10.1.1.3.2 Power Dissipation

Power dissipation in the device is dominated by the DC power dissipated in the output FET resistance, or  $R_{DS(ON)}$ . There is additional power dissipated due to PWM switching losses, which are dependent on PWM frequency, rise and fall times, and VM supply voltages.

The DC power dissipation of one H-bridge can be roughly estimated by Equation 5.

$$P_{TOT} = \left(HS - R_{DS(ON)} \times I_{OUT(RMS)}^{2}\right) + \left(LS - R_{DS(ON)} \times I_{OUT(RMS)}^{2}\right)$$
(5)

#### where

- P<sub>TOT</sub> is the total power dissipation
- HS R<sub>DS(ON)</sub> is the resistance of the high-side FET
- LS R<sub>DS(ON)</sub> is the resistance of the low-side FET
- I<sub>OUT(RMS)</sub> is the RMS output current being applied to the motor

 $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when estimating the maximum output current.

#### 10.1.1.3.3 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance,  $R_{\theta JA}$ , is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad. The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria:

## HTSSOP (PWP package)

- 2-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4, 1-oz (35 mm copper thickness) or 2-oz copper thickness. Thermal vias are only present under the thermal pad (12 vias in 4 x 3 array, 1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
  - Top layer: HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
  - Bottom layer: ground plane thermally connected through vias under the thermal pad for the driver. Bottom layer copper area varies with top copper area.
- 4-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4. Outer planes are 1-oz (35 mm copper thickness) or 2-oz copper thickness. Inner planes are kept at 1-oz. Thermal vias are only present under the thermal pad (12 vias in 4 x 3 array, 1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
  - Top layer: HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
  - Mid layer 1: GND plane thermally connected to thermal pad through vias. The area of the ground plane is 74.2 mm x 74.2 mm.
  - Mid layer 2: power plane, no thermal connection. The area of the power plane is 74.2 mm x 74.2 mm.
  - Bottom layer: signal layer with small copper pad underneath the driver and thermally connected through via stitching from the TOP and internal GND plane. Bottom layer thermal pad is the same size as the package (5 mm x 4.4 mm). Bottom pad size remains constant as top copper plane is varied.

Figure 10-11 shows an example of the simulated board for the HTSSOP package. Table 10-3 shows the dimensions of the board that were varied for each simulation.




Figure 10-11. HTSSOP PCB model top layer

Table 10-3. Dimension A for 16-pin PWP package

Cu area (cm²)	Dimension A (mm)
2	16.43
4	22.23
8	30.59

Table 10-3. Dimension A for 16-pin PWP package (continued)

Cu area (cm²)	Dimension A (mm)
16	42.37

## WQFN (RTE package)

- 2-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4, 1-oz (35 mm copper thickness) or 2-oz copper thickness. Thermal vias are only present under the package footprint (5 vias, 1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
  - Top layer: WQFN package footprint and traces.
  - Bottom layer: ground plane thermally connected through vias under the package footprint. Bottom layer copper area is varied in simulation.
- 4-layer PCB (size 114.3 x 76.2 x 1.6 mm), standard FR4. Outer planes are 1-oz (35 mm copper thickness) or 2-oz copper thickness. Inner planes are kept at 1-oz. Thermal vias are only present under the package footprint (5 vias, 1 mm pitch, 0.2 mm diameter, 0.025 mm Cu plating).
  - Top layer: WQFN package footprint and traces.
  - Mid layer 1: GND plane thermally connected under package footprint through vias. The area of the ground plane is 74.2 mm x 74.2 mm.
  - Mid layer 2: power plane, no thermal connection. The area of the power plane is 74.2 mm x 74.2 mm.
  - Bottom layer: signal layer with small copper pad underneath the driver and thermally connected through via stitching from the TOP and internal GND plane. Bottom layer thermal pad is 1.55 mm x 1.55 mm.
     Bottom layer thermal pad is the same size as the package (3 mm x 3 mm). Bottom pad size remains constant.

Figure 10-12 shows an example of the simulated board for the HTSSOP package. Table 10-4 shows the dimensions of the board that were varied for each simulation.




Figure 10-12. WQFN PCB model top layer

Table 10-4. Dimension A for 16-pin RTE package

Cu area (cm <sup>2</sup> )	Dimension A (mm)
2	14.14
4	20.00
8	28.28
16	40.00

Copyright © 2023 Texas Instruments Incorporated

#### 10.1.1.3.3.1 Steady-State Thermal Performance

"Steady-state" conditions assume that the motor driver operates with a constant RMS current over a long period of time. The figures in this section show how  $R_{\theta JA}$  and  $\Psi_{JB}$  (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB. More copper area, more layers, and thicker copper planes decrease  $R_{\theta JA}$  and  $\Psi_{JB}$ , which indicate better thermal performance from the PCB layout.




Figure 10-13. HTSSOP, PCB junction-to-ambient thermal resistance vs copper area




Figure 10-14. HTSSOP, junction-to-board characterization parameter vs copper area




Figure 10-15. WQFN, PCB junction-to-ambient thermal resistance vs copper area




Figure 10-16. WQFN, junction-to-board characterization parameter vs copper area

#### 10.1.1.3.3.2 Transient Thermal Performance

The motor driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include -

- Motor start-up when the rotor is initially stationary.
- Fault conditions when there is a supply or ground short to one of the motor outputs, and the overcurrent protection triggers.
- Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance in addition to copper area and thickness. In transient cases, the thermal impedance parameter  $Z_{\theta JA}$  denotes the junction-to-ambient thermal performance. The figures in this section show the simulated thermal impedances for 1-oz and 2-oz copper layouts for the HTSSOP and WQFN packages. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.






Figure 10-17. HTSSOP package junction-to-ambient thermal impedance for 1-oz copper layouts




Figure 10-18. HTSSOP package junction-to-ambient thermal impedance for 2-oz copper layouts




Figure 10-19. WQFN package junction-to-ambient thermal impedance for 1-oz copper layouts

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




Figure 10-20. WQFN package junction-to-ambient thermal impedance for 2-oz copper layouts

#### 10.1.1.4 Multi-Sourcing with Standard Motor Driver Pinout

The devices come in industry standard package footprints in the PWP and RTE packages.

As shown in Section 5, the DRV8410/11/11A devices are pin-to-pin compatible with the DRV8833 and DRV8833C. Many drivers from other suppliers have footprints similar to DRV8833 and DRV8833C.

- When replacing a device similar to DRV8833, user should remove the capacitors for the internal regulator (VINT) and the charge pump (VCP) by setting them as DNP (do not place) in the design files.
- The internal voltage reference for current regulation is 200 mV, just like the DRV8833 and DRV8833C. Because the voltage reference is the same, the system can still use the same xISEN resistor values designed for DRV8833 or other second source drivers with the same pinout.
- DRV841xPWP can use the same footprint as DRV8833 and DRV8833C in the HTSSOP package as shown in Figure 10-21 and Figure 10-22.
- DRV841xRTE are only footprint compatible with DRV8833C and other suppliers in the 3 mm x 3 mm QFN package.




Figure 10-21. DRV8833 Layout Example






Figure 10-22. DRV8410/1 Footprint Compatible Layout Example



## 11 Power Supply Recommendations

## 11.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- · The capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 11-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

#### 11.2 Power Supply and Logic Sequencing

There is no specific sequence for powering up the DRV8410. The presence of digital input signals is acceptable before VM is applied. After VM is applied to the DRV8410, the device begins operation based on the status of the control pins.

Copyright © 2023 Texas Instruments Incorporated



## 12 Layout

## 12.1 Layout Guidelines

Since the DRV8410 device has integrated power MOSFETs capable of driving high current, careful attention should be paid to the layout design and external component placement. Some design and layout guidelines are provided below. For more information on layout recommendations, please see the application note *Best Practices for Board Layout of Motor Drivers*.

- Low ESR ceramic capacitors should be utilized for the VM-to-GND. X5R and X7R types are recommended.
- The VM power supply capacitor should be placed as close to the device as possible to minimize the loop inductance.
- The VM power supply bulk capacitor can be of ceramic or electrolytic type, but should also be placed as close as possible to the device to minimize the loop inductance.
- VM, xOUTx, and GND pins carry the high current from the power supply to the outputs and back to ground. Thick metal routing should be utilized for these traces as is feasible.
- · GND should connect directly on the PCB ground plane.
- The device thermal pad should be attached to the PCB top layer ground plane and internal ground plane (when available) through thermal vias to maximize the PCB heat sinking.
- The copper plane area attached to the thermal pad should be maximized to ensure optimal heat sinking.

## 12.2 Layout Example




Figure 12-1. Recommended Layout Example for PWP (HTSSOP) and DYZ (Thin-SOT) Package






Figure 12-2. Recommended Layout Example for RTE (WQFN) Package



# 13 Device and Documentation Support

# 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, PowerPAD™ Made Easy application report application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report
- Texas Instruments, Best Practices for Board Layout of Motor Drivers application report

# 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need. Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 13.4 Trademarks

All trademarks are the property of their respective owners.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback




# PWP0016-C01

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.

  4. Reference JEDEC registration MO-153.

  5. Features may differ or may not be present.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




## **EXAMPLE BOARD LAYOUT**

# PWP0016-C01

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- Size of metal pad may vary due to creepage requirement.
   Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.






# **EXAMPLE STENCIL DESIGN**

# PWP0016-C01

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  12. Board assembly site may have different recommendations for stencil design.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 22-Dec-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DRV8410PWPR	ACTIVE	HTSSOP	PWP	16	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	8410	Samples
DRV8410RTER	ACTIVE	WQFN	RTE	16	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8410	Samples
PDRV8410PWPR	ACTIVE	HTSSOP	PWP	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 22-Dec-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Dec-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8410PWPR	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8410RTER	WQFN	RTE	16	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 23-Dec-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8410PWPR	HTSSOP	PWP	16	3000	356.0	356.0	35.0
DRV8410RTER	WQFN	RTE	16	5000	367.0	367.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated