


ICAP Classification: FCP FLUO PLBt X
Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**

Page Title: **DDR3 MEMORY**


Rev 0 Document Number SOURCE-SCH-27382 PDF-SPEC-27382 Rev C3
Date: Wednesday, July 09, 2014 Sheet 4 of 19

8GB eMMC MEMORY





Layout:
50ohm, SD singals(SD_DATAx, SD_CMD, SD_CLK) control.

4MB SPI NOR FLASH





SD CARD SOCKET




Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal

SATA CONNECTOR




- Layout:
1. 100ohm diff pairs, length equal
 2. Mount these capacitors very close to the connector J506.

hard drive standoff




LVDS



Place L515, L516, L517 and L518 CMCs close to J403 connector.

LVDS0

HDMI





Layout: HDMI 100 ohm differential pairs

NOTE:
When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.

LVDS Connector notes:
Pin 1: This pin is the Display Enable pin. It is used to Enable/Disable the HannStar display.
Pin 5: This pin is the Display Brightness control. It provides a PWM signal to the display to increase/decrease display brightness depending on PWM duty cycle. This signal is shared by all displays, so all displays will change brightness together.

CSI CMOS Sensor OV5642 5M Pixel


Place R180 close to connector J9 in the event a reflected signal from camera needs to be suppressed.










Place R158 and R159 near U15. Acts as source termination.


NOTE:
The Camera Analog Power supply has been moved to VGEN3. Freescale SW will program VGEN3 to operate at 2.8V. L25 and L26 are now populated and L10 and L17 are depopulated. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).

MIPI CMOS Sensor OV5640 5M Pixel




Layout: 100 ohm differential pairs






USB-OTG




USB-HOST-HUB



DEBUG UART TO USB CONVERSION

Library Revision - A




ICAP Classification: FCP: ___ FLUQ: ___ PLBL: X
 Drawing Title: **MCIMX6Q-SMART DEVICE PLATFORM**

Page Title: **JTAG, DEBUG**

Size	Document Number	Source	Rev
D	SOURCE-SCH-27392	PDF-SPF-27392	C3
Date:	Wednesday, July 09, 2014	Sheet 13 of 19	


AUX SDIO CARD SOCKET



Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal


NOTE:
The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silex Technology. The developer may need to consult the datasheet of other WIFI solutions for compatibility with this card socket.

ICAP Classification:	FCP: ___	FLQ: ___	PLB: X
Drawing Title:	MCIMX6Q-SMART DEVICE PLATFORM		
Page Title:	AUX SDIO CONN, CAN		
Size	Document Number	SOURCE: SCH-27392 PDF-SPF-27392	Rev
D			CS
Date:	Wednesday, July 09, 2014	Sheet 14 of 19	



ICAP Classification:	FCP	FLQ	PLB1	X
Drawing Title:	MCMX6Q-SMART DEVICE PLATFORM			
Page Title:	PFD100 PMIC			
Size	Document Number	SOURCE: SCH-27392 PDF-SPF-27392	Rev	CS
Date:	Wednesday, July 09, 2014	Sheet	16	of 19

Optional LDO




3.0V@ 300mA max

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC_PLL_VOUT.
 It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:
 For VSNVS (3.0V): R34 = 47K, R35 = 309K
 For NVCC_PLL_OUT (1.1V): R34 = 47K, R35 = 82.5K



NOTE FOR VDDHIGH_IN LOADING ON VGEN5:
 VDDHIGH was placed on VGEN5 early in the design as a compromise solution for a board designed primarily for software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may cause VDDHIGH_IN to require much more current than VGEN5 can supply. It is recommended for robust designs potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply 250 mA or more.
 This allows for datasheet maximum of 125 mA for internal VDDHIGH_IN loads plus 125 mA for external PHY IO loads.

The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH_IN and VDD_SNVS_IN loads to meet the additional current requirements




NOTE:
On Rev B4 and later designs, the RESET button is connected directly to the PWRON input of the PMIC. This will cause a complete board reset (Processor & PMIC) when the RESET button is pressed.

U/I KEY




Boot Select Table

NOTE:
Place series resistors so as to minimize EIM portion of trace length. Two layout possibilities include:
1) As close to processor as possible.
2) Close to other components using EIM signals.




BOOT MODES:
00 Boot from fuses
01 Serial downloader
10 Boot from board settings
11 Reserved





I2C1



I2C2




I2C3



NOTE:
R183 and R189 were changed to bring I2C rise time from LOW >> HIGH within electric specification. If using a CODEC other than the one used in this design, it may be possible to switch pull up resistors back to 4.7K.

CSPI1



NOTE:
On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.

ICAP Classification: FCP ___ FLQ ___ PLB1 X

Drawing Title: MCIMX6Q-SMART DEVICE PLATFORM

Page Title: COMM CHANNEL STEERING

Size: Document Number SOURCE: SCH-27392 PDF-SPF-27392 Rev CS

Date: Wednesday, July 09, 2014 Sheet 19 of 19