


# iW-RainboW-G40M

## i.MX 8M Plus Quad/QuadLite/Dual OSM LGA Module Hardware User Guide



**DRAFT VERSION SUBJECT TO CHANGE**

# i.MX 8M Plus OSM LGA Module Hardware User Guide

## Document Revision History

Document Number		iW-PRGLZ-UM-01-R1.0-REL0.1-Hardware
Revision	Date	Description
0.1	6 <sup>th</sup> Dec 2021	Draft Release Version

PROPRIETARY NOTICE: This document contains proprietary material for the sole use of the intended recipient(s). Do not read this document if you are not the intended recipient. Any review, use, distribution or disclosure by others is strictly prohibited. If you are not the intended recipient (or authorized to receive for the recipient), you are hereby notified that any disclosure, copying distribution or use of any of the information contained within this document is STRICTLY PROHIBITED. Thank you. "iWave Systems Tech. Pvt. Ltd."

## Disclaimer

iWave Systems reserves the right to change details in this publication including but not limited to any Product specification without notice.

No warranty of accuracy is given concerning the contents of the information contained in this publication. To the extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by iWave Systems, its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or inaccuracies in this document.

SoC and other major components used in this product may have several silicon errata associated with it. Under no circumstances, iWave Systems shall be liable for the silicon errata and associated issues.

## Trademarks

All registered trademarks, product names mentioned in this publication are the property of their respective owners and used for identification purposes only.

## Certification

iWave Systems Technologies Pvt. Ltd. is an ISO 9001:2015 Certified Company.



## Warranty & RMA

Warranty support for Hardware: 1 Year from iWave or iWave's EMS partner.

For warranty terms, go through the below web link,

<http://www.iwavesystems.com/support/warranty.html>

For Return Merchandise Authorization (RMA), go through the below web link,

<http://www.iwavesystems.com/support/rma.html>

## Technical Support

iWave Systems technical support team is committed to provide the best possible support for our customers so that our Hardware and Software can be easily migrated and used.

For assistance, contact our Technical Support team at,

Email : [support.ip@iwavesystems.com](mailto:support.ip@iwavesystems.com)  
Website : [www.iwavesystems.com](http://www.iwavesystems.com)  
Address : iWave Systems Technologies Pvt. Ltd.  
# 7/B, 29<sup>th</sup> Main, BTM Layout 2<sup>nd</sup> Stage,  
Bengaluru, Karnataka,  
India – 560076

## Table of Contents

<b>1. INTRODUCTION</b>	<b>7</b>
1.1 Purpose	7
1.2 OSM LGA Module Overview	7
1.3 List of Acronyms	7
1.4 Terminology Description	9
1.5 References	9
1.6 Important Note	10
<b>2. ARCHITECTURE AND DESIGN</b>	<b>11</b>
2.1 i.MX 8M Plus OSM LGA Module Block Diagram	11
2.2 i.MX 8M Plus SOM Features	12
2.3 i.MX 8M Plus SoC	14
2.4 PCA9450C PMIC	15
2.5 Memory	15
2.5.1 LPDDR4 RAM	15
2.5.2 eMMC Flash	15
2.6 Network & Communication	16
2.6.1 Wi-Fi and Bluetooth Interface	16
2.6.2 RTC Controller	17
2.7 OSM BGA	18
2.7.1 RGMII Interface	36
2.7.2 USB3.0 OTG Interface	38
2.7.3 USB3.0 Host Interface	39
2.7.4 USB 2.0 Host Interface	40
2.7.5 PCIe Interface	42
2.7.6 MIPI CSI Interface	43
2.7.7 HDMI TX Interface	44
2.7.8 MIPI DSI/LVDS Display Interface	45
2.7.9 Audio Interface	46
2.7.10 SPI Interface	47
2.7.11 Data UART	47
2.7.12 OSM GPIOs	48
2.7.13 CAN Interface	49
2.7.14 I2C Interface	50
2.7.15 Control Signals	50
2.7.16 Boot Select	51
2.7.17 Power and GND	51
2.8 Other Features	53
2.8.1 Programming Header	53
2.9 i.MX 8M Plus Pin Multiplexing on OSM BGA	54
<b>3. TECHNICAL SPECIFICATION</b>	<b>60</b>

3.1	Electrical Characteristics .....	60
3.1.1	<i>Power Input Requirement</i> .....	60
3.1.2	<i>Power Input Sequencing</i> .....	61
3.1.3	<i>Power Consumption</i> .....	62
3.2	Environmental Characteristics .....	63
3.2.1	<i>Environmental Specification</i> .....	63
3.2.2	<i>Heat Sink/ Heat Spreader</i> .....	63
3.2.3	<i>RoHS Compliance</i> .....	64
3.2.4	<i>Electrostatic Discharge</i> .....	64
3.3	Mechanical Characteristics .....	65
3.3.1	<i>i.MX 8M Plus OSM LGA Module Mechanical Dimensions</i> .....	65
<b>4.</b>	<b>ORDERING INFORMATION</b> .....	<b>66</b>
<b>5.</b>	<b>APPENDIX</b> .....	<b>67</b>
5.1	i.MX 8M Plus Development platform .....	67

## List of Figures

FIGURE 1: I.MX 8M PLUS OSM LGA MODULE BLOCK DIAGRAM .....	11
FIGURE 2: I.MX 8M PLUS BLOCK DIAGRAM .....	14
FIGURE 3: WI-FI AND BLUETOOTH ANTENNA CONNECTOR .....	16
FIGURE 4: OSM LGA/BGA BALLS .....	18
FIGURE 5: POWER INPUT SEQUENCING .....	61
FIGURE 6: I.MX 8M PLUS OSM DEVELOPMENT PLATFORM.....	67

## List of Tables

TABLE 1: ACRONYMS & ABBREVIATIONS .....	7
TABLE 2: TERMINOLOGY .....	9
TABLE 3: OSM BGA PINOUTS .....	19
TABLE 4: PROGRAMMING HEADER PIN ASSIGNMENT .....	53
TABLE 6: I.MX 8M PLUS SoC IOMUX FOR OSM EDGE CONNECTOR INTERFACES .....	54
TABLE 7: POWER INPUT REQUIREMENT.....	60
TABLE 8: POWER SEQUENCE TIMING .....	61
TABLE 9: POWER CONSUMPTION.....	62
TABLE 10: ENVIRONMENTAL SPECIFICATION .....	63
TABLE 11: ORDERABLE PRODUCT PART NUMBERS .....	66

## 1. INTRODUCTION

### 1.1 Purpose

This document is the Hardware User Guide for the NXP's i.MX 8M Plus (Quad/QuadLite/Dual) Application processor based OSM v1.0 specification compatible LGA module. This board is fully supported by iWave Systems Technologies Pvt. Ltd. This Guide provides detailed information on the overall design and usage of the i.MX 8M Plus OSM Module from a Hardware Systems perspective.

### 1.2 OSM LGA Module Overview

The OSM V1.0 ("Open Standard Modules™") is a future proof and versatile standard for small size, low-cost embedded computer modules. Combining the following key characteristics like Completely machine processible during soldering, assembly and testing, Pre-tinned LGA package for direct PCB soldering without connector.

The OSM Module definition targeting application that requires low power, low costs, and high performance. The Modules are used as building blocks for portable and stationary embedded systems. The core SoC and support circuits, including DRAM, boot flash, power sequencing, SoC power supplies are concentrated on the Module. The Modules are used with application specific Carrier Boards that implement other features such as audio CODECs, touch controllers, wireless devices, etc. The modular approach allows scalability, fast time to market and upgradability while still maintaining low costs, low power and small physical size.

NXP's i.MX 8M Plus SoC based OSM LGA Module is rich with i.MX 8M Plus features along with on SOM LPDDR4, eMMC, USB2.0 Hub, Wi-Fi & BT module and comes in compact 45mm x 45mm form factor (Size L). The Module PCB has 662 contacts which can be mounted as LGA/BGA on OSM carrier card.

### 1.3 List of Acronyms

The following acronyms will be used throughout this document.

Table 1: Acronyms & Abbreviations

Acronyms	Abbreviations
ARM	Advanced RISC Machine
BT	Bluetooth
CAN	Controller Area Network
CODEC	Coder-Decoder
CPU	Central Processing Unit
CSI	Camera Serial Interface
CTS	Clear to Send
DP	Display Port
DRAM	Dynamic Random Access Memory
DSI	Display Serial Interface

## i.MX 8M Plus OSM LGA Module Hardware User Guide

Acronyms	Abbreviations
eMMC	Enhanced Multi Media Card
EMS	Electronics manufacturing services
ESAI	Enhanced Serial Audio Interface
FLEXCAN	Flexible Control Area Network
FlexSPI	Flexible Serial Peripheral Interface
GB	Giga Byte
Gbps	Gigabits per sec
GPIO	General Purpose Input Output
GPU	Graphics Processing Unit
HDCP	High-bandwidth Digital Content Protection
HDMI	High-Definition Multimedia Interface
I2C	Inter-Integrated Circuit
I2S	Inter-Integrated Sound
IC	Integrated Circuit
JTAG	Joint Test Action Group
LPDDR4	Low Power Double Data Rate4
MHz	Mega Hertz
MIPI	Mobile Industry Processor Interface
MLB	Media Local Bus
OSM	Open Standard Module
OTG	On-The-Go
PCB	Printed Circuit Board
PCIe	Peripheral Component Interconnect express
PMIC	Power management integrated circuits
RAM	Random Access Memory
RGMI	Reduced gigabit media-independent interface
RoHS	Restriction of Hazardous Substances
RTC	Real Time Clock
RTS	Request to Send
SAI	Serial Audio Interface
SATA	Serial Advanced Technology Attachment
SD	Secure Digital
SDIO	Secure Digital Input Output
SoC	System on Chip
SOM	System On Module
SPDIF	The Sony/Philips Digital Interface
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
VPU	Video Processing Unit
Wi-Fi	Wireless Fidelity



## 1.4 Terminology Description

In this document, wherever Signal Type is mentioned, below terminology is used.

**Table 2: Terminology**

Terminology	Description
I	Input Signal
O	Output Signal
IO	Bidirectional Input/output Signal
CMOS	Complementary Metal Oxide Semiconductor Signal
HCSL	High speed Current Steering Logic
LVDS	Low Voltage Differential Signal
HDMI	High-Definition Multimedia Interface Differential Signal
DP	Display Port Differential Signal
GBE	Gigabit Ethernet Signal
PCIe	PCIe differential pair signals
SATA	Serial Advanced Technology Attachment differential pair signals
USB HS	Universal Serial Bus High Speed differential pair signals
USB SS	Universal Serial Bus Super Speed differential pair signals
MIPI	Mobile Industry Processor Interface differential pair signals
OD	Open Drain Signal
OC	Open Collector Signal
Power	Power Pin
PU	Pull Up
PD	Pull Down
NA	Not Applicable
NC	Not Connected

*Note: Signal Type does not include internal pull-ups or pull-downs implemented by the chip vendors and only includes the pull-ups or pull-downs implemented On-OSM SOM.*

## 1.5 References

- IMX8MPXEC\_Rev\_x.pdf
- iMX\_8M\_Plus\_RM\_Revx.pdf
- OSM Specification V1.0

### 1.6 Important Note

In this document, wherever i.MX 8M Plus SoC signal name is mentioned, it is followed as per below format for easy understanding.

- If SoC pin doesn't have multiplexing option or used for dedicated functionality then the signal name is mentioned as functionality name.

***"Functionality Name"***

***Example: ENET1\_RGMII\_TXC***

In this signal, ***ENET1\_RGMII\_TXC*** pad is used for same functionality.

- If SoC pin selected as GPIO function, then the signal name is mentioned as

***"Functionality Description (GPIO Number)"***

***Example: BCONFIG\_0(GPIO1\_05)***

In this signal, ***BCONFIG\_0*** is the GPIO functionality and ***GPIO1\_05*** is the GPIO number.

*Note: The above naming is not applicable for other signals which are not connected to SoC.*

## 2. ARCHITECTURE AND DESIGN

This section provides detailed information about i.MX 8M Plus OSM LGA Module SOM and Hardware architecture with high level block diagram.

### 2.1 i.MX 8M Plus OSM LGA Module Block Diagram




Figure 1: i.MX 8M Plus OSM LGA MODULE Block Diagram

## 2.2 i.MX 8M Plus SOM Features

i.MX 8M Plus OSM LGA Module supports the following features.

### SoC

- i.MX 8M Plus Applications Processor
  - i.MX 8M Plus Quad : 4 x Cortex-A53, 1 x Cortex-M7, GPU, VPU, NPU, ISP & HiFi4 Audio DSP
  - i.MX 8M Plus QuadLite : 4 x Cortex-A53, 1 x Cortex-M7 & GPU
  - i.MX 8M Plus Dual : 2 x Cortex-A53, 1 x Cortex-M7, GPU, VPU, NPU, ISP & HiFi4 Audio DSP

### Power

- PCA9450C PMIC

### Memory

- LPDDR4 - 2GB (Expandable up to 8GB)<sup>1,2</sup>
- eMMC Flash - 16GB (Expandable up to 128GB)<sup>2</sup>

### Other On-SOM Features

- IEEE 802.11 a/b/g/n/ac/ax Wi-Fi & BT 5.0 (ax is optional)
- USB 2.0 High Speed 4-Port Hub
- RTC Controller
- Programming Header

### OSM LGA Interfaces

- RGMII x 2
- SDIO x 2 (4-bit x 1, 8-bit x 1)<sup>3</sup>
- USB 3.0 x 2
- USB 2.0 x 2
- PCIe 3.0 x 1 Ports
- HDMI 2.0 Transmitter x 1 Port
- MIPI DSI 4 lane x 1
- LVDS x 2 Channel
- SAI/I2S (Audio Interface) x 1 Port
- SPI x 2 Port
- Data UART (with CTS & RTS) x 1 Port<sup>6</sup>
- Data UART (without CTS & RTS) x 2 Port (One port can be used as Debug Port)<sup>4</sup>
- OSM GPIOs
- CAN FD x 2 Port
- I2C x 2 Ports

### General Specification

- Power Supply : 5V, 2.5A
- Form Factor : 45mm X 45mm (OSM V1.0 Specification)

- 1. The i.MX 8M Plus supports upto 4GB of RAM. It can support 8GB RAM (32-bit)if LPDDR4 chip is available.*
- 2. Memory Size will differ based on iWave's SOM Product Part Number.*
- 3. In default configuration, If on SOM Wi-Fi module is used, SD1 will not be supported on OSM BALL.*

## 2.3 i.MX 8M Plus SoC

iW-RainboW-G40M OSM LGA Module can support i.MX 8M Plus SoCs from NXP. The i.MX 8M Plus Family consists of three processors: i.MX 8M Plus Quad, I.MX 8M Plus QuadLite & i.MX 8M Plus Dual. The Major Difference between i.MX 8M Plus SoCs are:

- i.MX 8M Plus Quad : 4 x Cortex-A53, 1 x Cortex-M7, GPU, VPU, NPU, ISP & HiFi4 Audio DSP
- i.MX 8M Plus QuadLite : 4 x Cortex-A53, 1 x Cortex-M7 & GPU
- i.MX 8M Plus Dual : 2 x Cortex-A53, 1 x Cortex-M7, GPU, VPU, NPU, ISP & HiFi4 Audio DSP

The i.MX 8M Plus processors along with ARM core supports integrated NPU of 2.3 TOPs, OpenCL GPU, Image Signal Processor, 1080p60 video encode and decode capable VPU, 3 x display controllers, multiple display output options, including MIPI-DSI, HDMI 2.0, and LVDS. Memory interfaces supporting LPDDR4, Quad SPI/Octal SPI (FlexSPI), eMMC 5.1, SD 3.0 and a wide range of peripheral I/Os such as PCIe 3.0 provide wide flexibility.




Figure 2: i.MX 8M Plus Block Diagram

*Note: The i.MX 8M Plus processor offers numerous advanced features, please refer the latest i.MX 8M Plus Datasheet & Reference Manual for Electrical characteristics and other information, which may be revised from time to time.*

## 2.4 PCA9450C PMIC

The i.MX 8M Plus OSM LGA Module uses one PCA9450C PMIC (U3) for module power management. The PCA9450C features six high efficiency step-down regulators and five linear regulators. It is a high-performance power management integrated circuit (PMIC) that provides a highly programmable/configurable architecture with fully integrated power devices and built-in one-time programmable memory stores key start up configurations, drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I2C after start up offering flexibility for different system states. The PCA9450C PMIC comes in 56pin 7x7 QFN Package and is placed on the Top side of the SOM.

## 2.5 Memory

### 2.5.1 LPDDR4 RAM

The i.MX 8M Plus OSM LGA Module supports 2GB LPDDR4 RAM memory by default using 32bit DDR\_CH0 channel of i.MX 8M Plus SoC to support LPDDR4 up to 2GHz. LPDDR4 part U12 is placed on Top side of the SOM. The RAM size can be expandable up to maximum of 8GB (if chips are available). To customize the LPDDR4 memory size, contact iWave.

### 2.5.2 eMMC Flash

The i.MX 8M Plus OSM LGA Module supports 16GB eMMC as default boot and storage device. This is directly connected to uSDHC3 controller of the i.MX 8M Plus SoC and operates at 1.8V (I/O supply) and 3.3V (NAND core supply) Voltage levels.

The eMMC flash memory (U2) is physically located on bottom side of the LGA Module. The memory size of the eMMC Flash can be customised based on the requirement by contacting iWave Support Team.

## 2.6 Network & Communication

### 2.6.1 Wi-Fi and Bluetooth Interface

The i.MX 8M Plus OSM LGA Module is integrated with u-blox's "JODY-W263" or "JODY-W374" based Wi-Fi & Bluetooth module. The JODY-W2/W3 series are compact modules based on the Marvell 88W8987 AEC-Q100 compliant chipset. They enable Wi-Fi, Bluetooth, and Bluetooth low energy communication. The JODY-W2 modules can be operated in the following modes:

- Wi-Fi 1x1 802.11a/b/g/n/ac in 2.4 GHz or 5 GHz
- Dual-mode Bluetooth 5, including audio, can be operated fully simultaneous with Wi-Fi

The JODY-W3 modules can be operated in the following modes:

- Wi-Fi6 802.11a/b/g/n/ac/ax in 2.4 GHz or 5 GHz
- Bluetooth/Bluetooth LE 5.1 including audio, can be operated fully simultaneous with Wi-Fi

The JODY-W2 undergoes extended automotive qualification according to ISO 16750-4 and is manufactured in line with ISO/TS 16949. Connection to a host processor is through SDIO, or High-Speed UART interfaces. The i.MX 8M Plus Module uses processor's UART1 interface for Bluetooth and USDHC1 interface for Wi-Fi in a default configuration. In the OSM module, antenna pins of JODY-W2/W3 Bluetooth and Wi-Fi are connected to J1, J2 and J3 connectors.



Figure 3: Wi-Fi and Bluetooth Antenna Connector

**Connector Part Number** - : RECE-20449-001E-01 from Taoglas Limited / MM4829-2702RA4 from Murata.

**Antenna Part Number** - : FXP830.24.0100B from Taoglas Limited / 2042811100 from Molex

*Note: Contact iWave support team if JODY-W3 Support is required.*



### 2.6.2 RTC Controller

The i.MX 8M Plus OSM LGA Module by supports external RTC Controller “PCF85263” On-SOM for Real time clock support. This external RTC Controller is connected to i.MX 8M Plus SoC through I2C3 Interface and operates at 3.3V voltage level. In SOM power off condition, this device will take power from OSM ball #W17 (VRTC\_3V0) coin cell power and continues to keep the current time.

## 2.7 OSM LGA/BGA Balls

OSM LGA/BGA Balls has standard pinout as per OSM Specification V1.0 The interfaces which are available at 662 contacts are explained in the following sections.




Figure 4: OSM LGA/BGA Balls

Number of contacts - : 662

Table 3: OSM Pinouts

OSM Pins	Signal
<b>SIZE 0</b>	
M18	NC
N18	NC
U19	BOOT_SEL#
AB17	FLEXCAN1_RX(SAI5_RXD2)
AC17	FLEXCAN1_TX(SAI5_RXD1)
AB19	FLEXCAN2_RX(SAI5_MCLK)
AC19	FLEXCAN2_TX(SAI5_RXD3)
V17	CARRIER_PWR_ON
A15	GND
A16	OSM_ANT0
A17	GND
A18	GND
A19	GND
A20	OSM_ANT1
A21	GND
B15	GND
B16	GND
B17	GND
B18	GND
B19	GND
B20	GND
B21	GND
C15	NC
C17	NC
C19	NC
C21	NC
AC18	JTAG_MOD
F15	NC
E16	NC
R15	ENET_QOS_RGMII_RXC
M15	ENET_QOS_RGMII_RX_CTL
L16	NC
N15	ENET_QOS_RGMII_RD2
P15	ENET_QOS_RGMII_RD3
J15	ENET_QOS_RGMII_TXC
K16	ENET_QOS_RGMII_TX_CTL
H16	ENET_QOS_RGMII_TD2
G16	ENET_QOS_RGMII_TD3
K15	ENET_QOS_RGMII_RD0

OSM Pins	Signal
L15	ENET_QOS_RGMII_RD1
H15	ENET_QOS_RGMII_TD0
G15	ENET_QOS_RGMII_TD1
N16	NC
T16	ENET_QOS_MDC
T15	ENET_QOS_MDIO
D18	GND
E15	GND
E21	GND
F16	GND
F20	GND
J16	GND
J20	GND
L18	GND
M16	GND
M20	GND
P18	GND
R16	GND
R20	GND
V16	GND
V20	GND
Y18	GND
AA14	GND
AA17	GND
AA19	GND
AA22	GND
AB15	GND
AB21	GND
D17	OSM_GPIO_A_0(SAI1_TXD6_GPIO4_18)
E17	OSM_GPIO_A_1(SAI1_TXD7_GPIO4_19)
F17	OSM_GPIO_A_2(SAI1_RXFS_GPIO4_0)
G17	OSM_GPIO_A_3(SAI1_RXC_GPIO4_1)
H17	OSM_GPIO_A_4(SAI1_RXD0_GPIO4_2)
J17	OSM_GPIO_A_5(SAI5_RXC_GPIO3_20)
K17	OSM_GPIO_A_6(SAI2_RXC_GPIO4_22)
L17	OSM_GPIO_A_7(SAI2_RXFS_GPIO4_21)
D19	OSM_GPIO_B_0(SAI3_RXFS_GPIO4_28)
E19	OSM_GPIO_B_1(SAI1_RXD1_GPIO4_3)
F19	OSM_GPIO_B_2(SAI5_RXFS_GPIO3_21)
G19	OSM_GPIO_B_3(SPDIF1_EXT_CLK_GPIO5_5)
H19	OSM_GPIO_B_4(NAND_DQS_GPIO3_21)

OSM Pins	Signal
J19	OSM_GPIO_B_5(GPIO1_IO6)
K19	OSM_GPIO_B_6(GPIO1_IO00)
L19	OSM_GPIO_B_7(GPIO1_IO9)
AA15	I2C2_SCL
AA16	I2C2_SDA
AA20	I2C1_SCL
AA21	I2C1_SDA
V21	SAI2_RX_DATA0(SAI2_RXD0)
W21	SAI2_TX_DATA0(SAI2_TXD0)
V19	NC
W19	NC
W20	SAI2_TX_BCLK(SAI2_TXC)
W18	SAI2_TX_SYNC(SAI2_TXFS)
V18	SAI2_MCLK
R19	JTAG_NTRST
P19	NC
N17	JTAG_TCK
P17	JTAG_TDI
R17	JTAG_TDO
N19	JTAG_TMS
E18	PWM1_OUT(I2C4_SDA)
F18	NC
G18	NC
H18	NC
J18	NC
K18	NC
R18	NC
T17	NC
T18	NC
T19	NC
Y13	NC
Y14	NC
AA13	NC
W17	VRTC_3V0
J21	SD2_CD_B
F21	SD2_CLK
E20	SD2_CMD
G20	SD2_DATA0
G21	SD2_DATA1
H20	SD2_DATA2
H21	SD2_DATA3

OSM Pins	Signal
C20	NVCC_SD2
D21	SD2_PWR_EN(SD2_RESET_B_GPIO2_19)
D20	SD2_WP
T21	SD1_CD#
K20	SD1_CLK
K21	SD1_CMD
L20	SD1_DATA0
L21	SD1_DATA1
M21	SD1_DATA2
N20	SD1_DATA3
N21	SD1_DATA4
P20	SD1_DATA5
P21	SD1_DATA6
R21	SD1_DATA7
T20	NVCC_SD1
U21	NC
U20	SD1_WP
W15	NC
W16	NC
Y15	ECSPI1_SS0
U16	ECSPI1_SCLK
U15	ECSPI1_MISO
V15	ECSPI1_MOSI
AA23	ECSPI2_SS0
Y21	ECSPI2_SCLK
Y22	ECSPI2_MISO(I2C4_SCL)
Y23	ECSPI2_MOSI
U17	PMIC_RST_B
C18	NC
C14	UART2_CTS_B(SAI3_RXC)
C13	UART2_RTS_B(SAI3_RXD)
A14	UART2_RXD
B13	UART2_TXD
D16	UART1_CTS_B
D15	UART1_RTS_B
D14	UART1_RX
D13	UART1_TX
A22	UART3_RX(NAND_ALE)
B23	UART3_TX(NAND_CEO_B)
D22	UART4_RXD
D23	UART4_TXD

OSM Pins	Signal
C22	NC
C23	NC
AB13	USB_HUB2OUT_DM
AC14	USB_HUB2OUT_DP
AC16	USB_HUB2OUT_PWR_EN
AB14	NC
AC15	USB_HUB2_OC
AB16	NC
AB23	USB_HUB3OUT_DM
AC22	USB_HUB3OUT_DP
AC20	USB_HUB3OUT_PWR_EN
AB22	NC
AC21	USB_HUB3_OC
AB20	USB_B_VBUS
AA18	V_BAT
AB18	V_BAT
M17	VDD_3V3
M19	NVCC_SD2
Y16	VDD_ARM_0V85
Y20	NVCC_SNVS_1V8
Y19	VCC_IN_3V3
Y17	VCC_IN_5V
U18	VCC_OUT_IO
B22	VDD_ENET0
C16	EARC_AUX
P16	FORCE_RECOV#
<b>SIZE S</b>	
C2	CAMERA_CCMCLK01(ECSPI2_MISO)
G3	OSM_GPIO_C_6(GPIO1_IO15)
G4	OSM_GPIO_C_7(GPIO1_IO10)
B3	MIPI_CSI1_CLK_N
B4	MIPI_CSI1_CLK_P
C1	MIPI_CSI1_D0_N
B1	MIPI_CSI1_D0_P
A2	MIPI_CSI1_D1_N
A3	MIPI_CSI1_D1_P
A5	MIPI_CSI1_D2_N
A6	MIPI_CSI1_D2_P
B6	MIPI_CSI1_D3_N
B7	MIPI_CSI1_D3_P
AB8	MIPI_DSIO_CLK_N

OSM Pins	Signal
AB7	MIPI_DSIO_CLK_P
AB11	MIPI_DSIO_D0_N
AB10	MIPI_DSIO_D0_P
AC9	MIPI_DSIO_D1_N
AC8	MIPI_DSIO_D1_P
AC6	MIPI_DSIO_D2_N
AC5	MIPI_DSIO_D2_P
AB5	MIPI_DSIO_D3_N
AB4	MIPI_DSIO_D3_P
AA3	NC
E1	NC
D2	NC
P1	ENET1_RGMII_RXC(SAI1_TXC)
L1	ENET1_RGMII_RX_CTL(SAI1_TXFS)
K2	NC
M1	ENET1_RGMII_RD2(SAI1_RXD6)
N1	ENET1_RGMII_RD3(SAI1_RXD7)
H1	ENET1_RGMII_TXC(SAI1_TXD5)
J2	ENET1_RGMII_TX_CTL(SAI1_TXD4)
G2	ENET1_RGMII_TD2(SAI1_TXD2)
F2	ENET1_RGMII_TD3(SAI1_TXD3)
J1	ENET1_RGMII_RDO(SAI1_RXD4)
K1	ENET1_RGMII_RD1(SAI1_RXD5)
G1	ENET1_RGMII_TDO(SAI1_TXD0)
F1	ENET1_RGMII_TD1(SAI1_TXD1)
M2	NC
P4	GND
D8	GND
B5	GND
AC10	GND
AC7	GND
AC4	GND
AB9	GND
AB6	GND
AB3	GND
AA11	GND
AA10	GND
AA8	GND
AA7	GND
AA4	GND
A4	GND



## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pins	Signal
A7	GND
A10	GND
B2	GND
B8	GND
B9	GND
C11	GND
D1	GND
D5	GND
E2	GND
H2	GND
H4	GND
L2	GND
L4	GND
P2	GND
U2	GND
U4	GND
V1	GND
W3	GND
Y2	GND
AA1	GND
R1	GND
D3	OSM_GPIO_C_0(GPIO1_IO7)
D4	OSM_GPIO_C_1(GPIO1_IO11)
E3	OSM_GPIO_C_2(SAI1_MCLK_GPIO4_20)
E4	NC
F3	NC
F4	NC
C4	I2C3_SCL
C3	I2C3_SDA
AB2	PCIE_RXN_N
AB1	PCIE_RXN_P
AC3	PCIE_TXN_N
AC2	PCIE_TXN_P
V2	OSM_PCIE_RST
W2	OSM_PCIE_PRST
Y1	PCIE_REFCLK_DM
W1	PCIE_REFCLK_DP
R2	GPIO_PCIE_SM_ALERT#(SAI3_MCLK_GPIO5_02)
T1	I2C2_SCL
U1	I2C2_SDA
T2	OSM_PCIE_WAKE

OSM Pins	Signal
AA9	CPU_ON_OFF
M4	NA
R4	NA
R3	NA
P3	NA
N3	NA
N4	NA
M3	NA
H3	NA
J4	NA
K4	NA
W4	NA
V3	NA
V4	NA
U3	NA
T3	NA
T4	NA
K3	NA
Y7	NA
AA6	NA
Y6	NA
AA5	NA
Y5	NA
Y4	NA
J3	NA
L3	NA
N2	NA
AA2	NA
D11	USB_OTG1_DM
D10	USB_OTG1_DP
C10	OSM_USB1_OTG_EN
D9	OSM_USB_OTG1_ID
C8	VDD_3V3
B11	USB1_RX_N
B10	USB1_RX_P
A9	USB1_TX_N
A8	USB1_TX_P
C9	VBUS_OTG1
Y3	VDD_1V8
C5	NVCC_DRAM_1V1
Y9	VCC_IN_5V

## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pins	Signal
Y8	VCC_IN_5V
Y11	VCC_IN_5V
Y10	VCC_IN_5V
C6	ENET1_MDC(SAI1_RXD2)
C7	ENET1_MDIO(SAI1_RXD3)
D6	EARC_P_UTIL
D7	EARC_N_HPD
<b>SIZE M</b>	
AA31	MIPI_CSI2_D3_P
AA30	MIPI_CSI2_D3_N
AA29	USB_HUB4OUT_DM
Y31	MIPI_CSI2_D2_P
Y30	MIPI_CSI2_D2_N
Y29	USB_HUB4OUT_DP
Y27	VCC_IN_5V
Y26	VCC_IN_5V
Y25	VCC_IN_5V
Y28	VCC_IN_5V
B29	VDDA_1V8
AA33	VDD_SOC_0V85
C27	NC
A27	USB2_TX_P
A28	USB2_TX_N
B25	USB2_RX_P
B26	USB2_RX_N
C28	USB_HUB1_OC
D27	NC
C26	USB_HUB1OUT_PWR_EN
D25	USB_HUB1OUT_DP
D26	USB_HUB1OUT_DM
AB29	NC
AB30	NC
AC28	NC
AC29	NC
AB32	NC
AB33	NC
AC31	NC
AC32	NC
AB27	NC
AC26	NC
D30	NC

## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pins	Signal
C29	NC
D29	NC
C30	NC
AB26	NC
AB25	NC
T33	NC
T32	NC
R33	NC
R32	NC
P34	NC
P33	NC
P32	NC
N33	NC
N32	NC
M33	NC
M32	NC
L32	NC
K32	NC
J32	NC
K33	NC
L33	NC
K35	NC
L35	NC
L34	NC
M34	NC
Y33	NC
Y32	NC
W33	NC
W32	NC
V33	NC
V32	NC
U33	NC
U32	NC
AC33	GND
AC30	GND
AC27	GND
AB34	GND
AB31	GND
AB28	GND
AA32	GND
A29	GND

OSM Pins	Signal
A32	GND
B27	GND
B28	GND
B30	GND
B33	GND
C25	GND
C32	GND
C35	GND
D28	GND
D34	GND
F33	GND
F35	GND
G34	GND
H32	GND
J33	GND
J35	GND
K34	GND
M35	GND
N34	GND
AA28	GND
AA27	GND
AA26	GND
AA25	GND
W34	GND
T34	GND
A26	GND
R34	NC
AA35	NC
Y35	NC
U35	NC
V35	NC
AA34	NC
Y34	NC
V34	NC
N35	NC
P35	NC
R35	NC
U34	NC
T35	NC
W35	NC
AC34	NC

OSM Pins	Signal
AB35	NC
H34	NC
J34	NC
G35	NC
H35	NC
E34	NC
F34	NC
D35	NC
E35	NC
E33	NC
G32	NC
E32	NC
F32	NC
G33	NC
H33	NC
B34	HDMI_TX_CLK_P
B35	HDMI_TX_CLK_N
A33	HDMI_TX_D0_P
A34	HDMI_TX_D0_N
B31	HDMI_TX_D1_P
B32	HDMI_TX_D1_N
A30	HDMI_TX_D2_P
A31	HDMI_TX_D2_N
C31	HDMI_TX_CEC
D33	HDMI_TX_HPD
D31	NC
D32	NC
C33	HDMI_TX_DDC_SCL
C34	HDMI_TX_DDC_SDA
<b>SIZE L</b>	
AF3	NC
AE3	NC
AP1	NC
AL1	NC
AK2	NC
AM1	NC
AN1	NC
AH1	NC
AJ2	NC
AG2	NC
AF2	NC

## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pins	Signal
AJ1	NC
AK1	NC
AF1	NC
AG1	NC
AM2	NC
AR2	NC
AN4	NC
AN10	NC
AR8	NC
AP7	NC
AR9	NC
AR10	NC
AR5	NC
AP6	NC
AP3	NC
AP4	NC
AR6	NC
AR7	NC
AR3	NC
AR4	NC
AP9	NC
AP25	GND
AP28	GND
AP31	GND
AP34	GND
AR14	GND
AP19	GND
AR20	GND
AR26	GND
AR29	GND
AR32	GND
AP22	GND
AP16	GND
AE2	GND
AP13	GND
AP8	GND
AE34	GND
AP5	GND
AP2	GND
AN33	GND
AN21	GND

OSM Pins	Signal
AN18	GND
AR17	GND
AN15	GND
AF35	GND
AG3	GND
AH2	GND
AH34	GND
AJ35	GND
AK3	GND
AL2	GND
AL34	GND
AM13	GND
AM16	GND
AM19	GND
AM22	GND
AN11	GND
AN9	GND
AN6	GND
AN3	GND
AM35	GND
AF32	NC
AF33	NC
AG32	NC
AG33	NC
AH32	NC
AH33	NC
AJ32	NC
AJ33	NC
AN12	LVDS0_CLK_N
AN13	LVDS0_CLK_P
AP17	LVDS0_D0_N
AP18	LVDS0_D0_P
AR15	LVDS0_D1_N
AR16	LVDS0_D1_P
AP14	LVDS0_D2_N
AP15	LVDS0_D2_P
AP11	LVDS0_D3_N
AP12	LVDS0_D3_P
AN16	LVDS1_CLK_N
AN17	LVDS1_CLK_P
AM20	LVDS1_D0_N



OSM Pins	Signal
AM21	LVDS1_D0_P
AN19	LVDS1_D1_N
AN20	LVDS1_D1_P
AM17	LVDS1_D2_N
AM18	LVDS1_D2_P
AM14	LVDS1_D3_N
AM15	LVDS1_D3_P
AN23	LCD0_BKLT_EN(NAND_DATA01_GPIO3_7)
AN22	PWM2_OUT(SAI5_RXD0)
AM11	I2C5_SCL(SPDIF_TX)
AM12	I2C5_SDA(SPDIF_RX)
AN14	LCD0_VDD_EN(NAND_DATA02_GPIO3_8)
AP32	NC
AP33	NC
AP35	NC
AN35	NC
AL35	NC
AK35	NC
AH35	NC
AG35	NC
AR33	NC
AR34	NC
AN34	NC
AM34	NC
AK34	NC
AJ34	NC
AG34	NC
AF34	NC
AE33	NC
AE32	NC
AR18	NC
AR19	NC
AR21	NC
AR22	NC
AP26	NC
AP27	NC
AP29	NC
AP30	NC
AP20	NC
AP21	NC
AP23	NC

## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pins	Signal
AP24	NC
AR27	NC
AR28	NC
AR30	NC
AR31	NC
AN32	NC
AN31	NC
AL3	NC
AL4	NC
AM3	NC
AM4	NC
AM5	NC
AM6	NC
AM7	NC
AM8	NC
AM9	NC
AM10	NC
AM23	NC
AM24	NC
AM25	NC
AM26	NC
AM27	NC
AM28	NC
AM29	NC
AM30	NC
AM31	NC
AN2	NC
AN5	NC
AN7	NC
AN8	NC
AN24	NC
AN25	NC
AN26	NC
AN27	NC
AN28	NC
AN29	NC
AN30	NC
AP10	NC
AE4	VCC_IN_5V
AF4	VCC_IN_5V
AG4	VCC_IN_5V

OSM Pins	Signal
AH3	VCC_IN_5V
AH4	VCC_IN_5V
AJ3	VCC_IN_5V
AJ4	VCC_IN_5V
AK4	VCC_IN_5V
AK32	MIPI_CSI2_CLK_N
AK33	MIPI_CSI2_CLK_P
AL32	MIPI_CSI2_D0_N
AL33	MIPI_CSI2_D0_P
AM32	MIPI_CSI2_D1_N
AM33	MIPI_CSI2_D1_P

## 2.7.1 RGMII Interface

The i.MX 8M Plus OSM LGA Module supports RGMII interface on OSM LGA. i.MX 8M Plus provides two Ethernet Interfaces ENET0 and ENET1 with TSN support. The two RGMII Lanes are connected to OSM LGA. Connection of the i.MX 8M Plus to the world wide web or a local area network (LAN) is possible using the GbE PHY which is off the module. The PHY can be selected which operates with a data transmission speed of 10 Mbit/s, 100 Mbit/s, or 1000 Mbit/s.

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>H15</b>	ETH_A_(S)(R)(G)MII_TXD0	ENET_QOS_RGMII_TD0	ENET_TD0/AC25	O CMOS	Transmit data bit 0 (transmitted first) port A
<b>G15</b>	ETH_A_(S)(R)(G)MII_TXD1	ENET_QOS_RGMII_TD1	ENET_TD0/AE26	O CMOS	Transmit data bit 1 port A
<b>H16</b>	ETH_A_(R)(G)MII_TXD2	ENET_QOS_RGMII_TD2	ENET_TD2/ AF26	O CMOS	Transmit data bit 2 port A
<b>G16</b>	ETH_A_(R)(G)MII_TXD3	ENET_QOS_RGMII_TD3	ENET_TD3/ AD24	O CMOS	Transmit data bit 3 port A
<b>K16</b>	ETH_A_(R)(G)MII_TX_EN(_ER)	ENET_QOS_RGMII_TX_CTL	ENET_TX_CTL/ AF24	I, USB SS	Transmit enable (Error) port A
<b>J15</b>	ETH_A_(R)(G)MII_TX_CLK	ETH_A_RGMII_TX_CLOCK	ENET_TXC/ AE24	I/O CMOS	Transmit clock port A
<b>K15</b>	ETH_A_(S)(R)(G)MII_RXD0	ENET_QOS_RGMII_RD0	ENET_RD0/ AG29	I CMOS	Receive data bit 0 (received first) port A
<b>L15</b>	ETH_A_(S)(R)(G)MII_RXD1	ENET_QOS_RGMII_RD1	ENET_RD1/ AG28	I CMOS	Receive data bit 1 port A
<b>N15</b>	ETH_A_(R)(G)MII_RXD2	ENET_QOS_RGMII_RD2	ENET_RD2/ AF29	I CMOS	Receive data bit 2 port A

## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>P15</b>	ETH_A_(R)(G)MII_RXD3	ENET_QOS_RGMII_RD3	ENET_RD3/ AF28	I CMOS	Receive data bit 3 port A
<b>M15</b>	ETH_A_(R)(G)MII_RXDV(_ER)	ENET_QOS_RGMII_RX_CTL	ENET_RX_CTL/AE28	I CMOS	Receive data valid port A
<b>R15</b>	ETH_A_(R)(G)MII_RX_CLK	ENET_QOS_RGMII_RX_C	ENET_RXC/ AE29	I/O CMOS	Receive clock port A
<b>T15</b>	ETH_MDIO	ENET_QOS_MDIO	ENET_MDC/AH28	I/O CMOS	Management data
<b>T16</b>	ETH_MDC	ENET_QOS_MDC	ENET_MDIO/AH29	O CMOS	Management data clock

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>G1</b>	ETH_B_(S)(R)(G)MII_TXD0	ENET1_RGMII_TD0(SAI1_TXD0)	SAI1_TXD0/ AJ11	O CMOS	Transmit data bit 0 (transmitted first) port A
<b>F1</b>	ETH_B_(S)(R)(G)MII_TXD1	ENET1_RGMII_TD1(SAI1_TXD1)	SAI1_TXD1/AJ10	O CMOS	Transmit data bit 1 port A
<b>G2</b>	ETH_B_(R)(G)MII_TXD2	ENET1_RGMII_TD2(SAI1_TXD2)	SAI1_TXD2/ AH11	O CMOS	Transmit data bit 2 port A
<b>F2</b>	ETH_B_(R)(G)MII_TXD3	ENET1_RGMII_TD3(SAI1_TXD3)	SAI1_TXD4/ AH14	O CMOS	Transmit data bit 3 port A
<b>J2</b>	ETH_B_(R)(G)MII_TX_EN(_ER)	ENET1_RGMII_RX_CTL(SAI1_TXFS)	SAI1_TXFS/ AH13	I, USB SS	Transmit enable (Error) port A

# i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>H1</b>	ETH_B_(R)(G)MII_TX_CLK	ENET1_RGMII_TXC(SAI1_TXD5)	SAI1_TXD5/ AH14	I/O CMOS	Transmit clock port A
<b>J1</b>	ETH_B_(S)(R)(G)MII_RXD0	ENET1_(10)RGMII_RD0(SAI1_RXD4)	SAI1_RXD4/ AD10	I CMOS	Receive data bit 0 (received first) port A
<b>K1</b>	ETH_B_(S)(R)(G)MII_RXD1	ENET1_RGMII_RD1(SAI1_RXD5)	SAI1_RXD5/ AE10	I CMOS	Receive data bit 1 port A
<b>M1</b>	ETH_B_(R)(G)MII_RXD2	ENET1_RGMII_RD2(SAI1_RXD6)	SAI1_RXD6/ AH10	I CMOS	Receive data bit 2 port A
<b>N1</b>	ETH_B_(R)(G)MII_RXD3	ENET1_RGMII_RD3(SAI1_RXD7)	SAI1_RXD7/ AH12	I CMOS	Receive data bit 3 port A
<b>K2</b>	ETH_B_(R)(G)MII_RX_ER	ENET1_RGMII_RX_CTL(SAI1_TXFS)	SAI1_TXFS/AF12	I CMOS	Receive data valid port A
<b>L1</b>	ETH_B_(R)(G)MII_RX_DV(_ER)	ENET1_RGMII_RX_CTL(SAI1_TXFS)	ENET_RXC/ AF12	I/O CMOS	Receive clock port A

## 2.7.2 USB3.0 OTG Interface

The i.MX 8M Plus OSM LGA Module supports one USB 3.0 OTG interface and one USB3.0 Host port on OSM. Also, it supports four USB2.0 Host interface through On-SOM USB 2.0 four port hub.

i.MX 8M Plus SoC's USB OTG1 controller with integrated PHY is used for USB 3.0 OTG interface and directly connected to USB\_C of OSM. This USB3.0 OTG is compliant with the Universal Serial Bus (USB) 3.0 Specifications which supports USB dual-role operation and can be configured as host or device. It supports Super Speed (5 Gbps), High Speed (480 Mbps), Full Speed (12 Mbps) and Low Speed (1.5 Mbps).

For more details on USB pinouts near OSM LGA, refer below table:

## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>C9</b>	USB_C_VBUS	VBUS_OTG1	NA	I, Power	USB 3.0 OTG VBUS power for detection.  <i>Note: Same power is also connected to 10<sup>th</sup> pin of Programming Header</i>
<b>A8</b>	USB_C_SSTX_P	USB1_TX_P	USB1_TX_P/ A10	O, USB SS/ 0.1uf AC coupled	USB 3.0 OTG Super Speed Transmit Positive.
<b>A9</b>	USB_C_SSTX_N	USB1_TX_N	USB1_TX_N/ B10	O, USB SS/ 0.1uf AC coupled	USB 3.0 OTG Super Speed Transmit Negative.
<b>B10</b>	USB_C_SSRX_P	USB1_RX_P	USB1_RX_P/ A9	I, USB SS	USB 3.0 OTG Super Speed Receive Positive.
<b>B11</b>	USB_C_SSRX_N	USB1_RX_N	USB1_RX_N/ B9	I, USB SS	USB 3.0 OTG Super Speed Receive Negative.
<b>D10</b>	USB_C_D_P	USB_OTG1_DP	USB1_D_P/ D10	IO, USB	USB 2.0 OTG High Speed Data Positive.  <i>Note: Same signal is also connected to 8<sup>th</sup> pin of Programming Header</i>
<b>D11</b>	USB_C_D_N	USB_OTG1_DM	USB1_D_N/ E10	IO, USB	USB 2.0 OTG High Speed Data Negative.  <i>Note: Same signal is also connected to 7<sup>th</sup> pin of Programming Header</i>

### 2.7.3 USB3.0 Host Interface

The i.MX 8M Plus OSM LGA Module supports one USB 3.0 Host interface on OSM LGA side. i.MX 8M Plus SoC's USB OTG2 controller with integrated USB3.0 MAC & PHY is used for USB3.0 Host interface and directly connected to USB D of OSM Size S. This USB3.0 OTG controller is compliant with the Universal Serial Bus (USB) 3.0 Specifications which supports USB dual-role operation but configured as host only to match the OSM specification of USB2 port. It supports Super Speed (5 Gbps), High Speed (480 Mbps), Full Speed (12 Mbps) and Low Speed (1.5 Mbps).

To support USB 2.0 Host interface on this USB3.0 Host Interface port, i.MX 8M Plus SoC's USB OTG2 controller with integrated USB 2.0 MAC & PHY is used. This USB2.0 PHY output is connected to USB2 port of OSM LGA through four-port USB hub "USB2514" from Microchip. The Hub is used to support more USB2.0 Host Ports on OSM LGA .

For more details on USB 3.0 Host pinouts on OSM LGA PCB, refer the below table.

## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>D26</b>	USB_D_D_N	USB_HUB1 OUT_DM	NA	IO, USB	USB 3.0 Data Positive.  <i>Note: This pin is connected from 4port USB Hub Out1.</i>
<b>D25</b>	USB_D_D_P	USB_HUB1 OUT_DP	NA	IO, USB	USB 2.0 Port2 Data Negative.  <i>Note: This pin is connected from 4port USB Hub Out1.</i>
<b>C28</b>	USB_D_OC#	USB_HUB1_ OC	NA	I, 3.3V CMOS/  10K PU	Over Current Indicator.  <i>Note: This pin is connected to USB Hub.</i>
<b>C26</b>	USB_D_EN	USB_HUB1 OUT_PWR_ EN	NA	I, 3.3V CMOS	USB Power Enable.  <i>Note: This pin is connected to USB Hub.</i>
<b>A27</b>	USB_D_SSTX_P	USB2_TX_P	USB2_TX_P/  A13	O, USB SS/  0.1uf AC coupled	USB 3.0 Port2 Transmit Positive.
<b>A28</b>	USB_D_SSTX_N	USB2_TX_N	USB2_TX_N/  B13	O, USB SS/  0.1uf AC coupled	USB 3.0 Port2 Transmit Negative.
<b>B26</b>	USB_D_SSRX_P	USB2_RX_P	USB2_RX_P/  A12	I, USB SS	USB 3.0 Port2 Receive Positive.
<b>S75</b>	USB_D_SSRX_N	USB2_RX_N	USB2_RX_N/  B12	I, USB SS	USB 3.0 Port2 Receive Negative.

### 2.7.4 USB 2.0 Host Interface

The i.MX 8M Plus OSM LGA Module supports Three USB2.0 Host interface on OSM LGA. To support four USB2.0 Host interfaces, SOM includes four-port USB hub “USB2514” from Microchip. This Hub is interfaced with i.MX 8M Plus SOC using USB OTG2 controller (with integrated PHY) which supports USB2.0 High-Speed (480 Mbps), Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps) transfer. This Hub output is directly connected to USB\_A, USB\_B port and Vendor defined pins of OSM LGA.

For more details on USB 2.0 Host pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>AC14</b>	USB_A_D_P	USB_HUB20 UT_DP	NA	IO, USB	USB 2.0 Port2 Data Positive.  <i>Note: This pin is connected from 4port USB Hub Out2.</i>



## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AB13	USB_A_D_N	USB_HUB20 UT_DM	NA	IO, USB	USB 2.0 Port2 Data Negative.  <i>Note: This pin is connected from 4port USB Hub Out2.</i>
AC15	USB_A_OC#	USB_HUB2_ OC	NA	I, 3.3V CMOS/ 10K PU	USB 2.0 Port2 Over Current Indicator.  <i>Note: This pin is connected to USB Hub.</i>
AC16	USB_A_EN	USB_HUB20 UT_PWR_EN	NA	O, 3.3V CMOS	USB Power Enable.  <i>Note: This pin is connected to USB Hub.</i>
AB23	USB_B_D_P	USB_HUB30 UT_DP	NA	IO, 3.3V CMOS	Default NC.  <i>Note: This pin is optionally connected to i.MX 8M Plus SoC's USB1_ID pin through resistor and default not populated.</i>
AB23	USB_B_D_N	USB_HUB30 UT_DM	NA	IO, USB	USB 2.0 Port3 Data Negative.  <i>Note: This pin is connected from 4port USB Hub Out3.</i>
AC22	USB_B_D_P	USB_HUB30 UT_DP	NA	IO, USB	USB 2.0 Port3 Data Positive.  <i>Note: This pin is connected from 4port USB Hub Out3.</i>
AC21	USB_B_OC#	USB_HUB3_ OC	NA	I, 3.3V CMOS/ 10K PU	USB 2.0 Port3 Over Current Indicator.  <i>Note: This pin is connected to USB Hub OCS3 pin.</i>
AC20	USB_B_EN	USB_HUB30 UT_PWR_EN	NA	I, 3.3V CMOS/ 10K PU	USB Power Enable.  <i>Note: This pin is connected to USB Hub.</i>
Y29	Vendor Defined8	USB_HUB40 UT_DP	NA	IO, USB	USB 2.0 Port4 Data Positive.  <i>Note: This pin is connected from 4port USB Hub Out4.</i>
AA29	Vendor Defined11	USB_HUB40 UT_DM	NA	IO, USB	USB 2.0 Port4 Data Negative.  <i>Note: This pin is connected from 4port USB Hub Out4.</i>

## 2.7.5 PCIe Interface

The i.MX 8M Plus OSM LGA Module supports one PCIe Gen3 lane on OSM LGA, i.MX 8M Plus SoC's PCIe1 lane with integrated PHY is directly connected to PCIe Link A port of OSM PCB Edge connector. 100MHz external clock oscillator output option is also available connected to SoC & OSM PCB Edge for PCIe reference clock. By default, internal PCIe Reference Clock is used. Also, PCIe reset and PCIe wake are supported on OSM PCB Edge connector from i.MX 8M Plus SoC IOs GPIO1\_12 & GPIO1\_14 respectively.

*Note: PCIe differential transmitter lines are ac coupled on SOM itself. Also, when using PCIe differential clock lines from external clock oscillator no external termination is required as they are having On-SOM termination resistors.*

For more details on PCIe pinouts, refer below table:

Pin No.	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>AB1</b>	PCIE_RXN_P	PCIE_RXN_P/ A14	I, PCIe	PCIe Channel-A Transmit Positive.
<b>AB2</b>	PCIE_RXN_N	PCIE_RXN_N/ B14	I, PCIe	PCIe Channel-A Receive Negative.
<b>AC2</b>	PCIE_TXN_P	PCIE_TXN_P/ A15	O, PCIe / 0.1μF AC Couple	PCIe Channel-A Transmit Positive.
<b>AC3</b>	PCIE_TXN_N	PCIE_TXN_N/ B15	O, PCIe / 0.1μF AC Couple	PCIe Channel-A Transmit Negative.
<b>W1</b>	PCIE_REFCLK_DP	NA	O, PCIe	PCIe Channel-A Clock Positive. <i>Note: From External Oscillator.</i>
<b>Y1</b>	PCIE_REFCLK_DM	NA	O, PCIe	PCIe Channel-A Clock Negative. <i>Note: From External Oscillator.</i>
<b>V2</b>	OSM_PCIE_RST	GPIO1_IO12/A5	O, 3.3V CMOS	PCIe Channel-A Reset Out.
<b>R2</b>	GPIO_PCIE_SM_ALERT#(SAI3_MCLK_GPIO5_02)	SAI3_MCLK/AJ20	I, 1.8V CMOS PU 2k2	SMBus Alert# (interrupt) signal
<b>T2</b>	OSM_PCIE_Wake	GPIO1_IO14/A4	I, 3.3V CMOS PU 10k	PCIe wake up interrupt to host – common to PCIe links A, B, C, D
<b>W2</b>	OSM_PCIE_PRST	NA	I, 3.3V CMOS PU 10k	PCIe Port A present input

## 2.7.6 MIPI CSI Interface

The i.MX 8M Plus SoC supports two 4-lane camera interfaces, the CSI-2 Rx Controller Core is compliant to MIPI CSI2 Specification V1.3 except for C-PHY feature and implements all three layers defined by the CSI-2 Specification: Pixel to Byte Packing, Low Level Protocol, and Lane Management. The D-PHY interface of the CSI-2 Rx Controller Core supports PHY Protocol Interface (PPI) compatible MIPI D-PHYs. The Local Interface is an easy-to-use pixel-based interface that supports 1 to 4 virtual channels and all data types. The Local interface runs at the User Interface clock rate for all implementations. The CSI-2 Rx Controller Core takes care of all packet formatting details and transmission over the MIPI bus. The i.MX 8M Plus SoC also supports 2 x ISP for providing aggregate performance and HDR processing. The i.MX 8M Plus OSM LGA Module supports 4 lane MIPI CSI camera interface via OSM BGA along with the other controlling signals. Here all CSI2 lane [3:0] are connected to OSM BGA connector through vendor defined pins. For more details on MIPI CSI1 OSM pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>C1</b>	MIPI_CSI1_DO_N	MIPI_CSI1_DO_N/E18	I, MIPI	MIPI CSI1 differential data lane 0 negative.
<b>B1</b>	MIPI_CSI1_DO_P	MIPI_CSI1_DO_P/D18	I, MIPI	MIPI CSI1 differential data lane 0 positive.
<b>A2</b>	MIPI_CSI1_D1_N	MIPI_CSI1_D1_N/ E20	I, MIPI	MIPI CSI1 differential data lane 1 negative.
<b>A3</b>	MIPI_CSI1_D1_P	MIPI_CSI1_D1_P / D20	I, MIPI	MIPI CSI1 differential data lane 1 positive.
<b>A5</b>	MIPI_CSI1_D2_N	MIPI_CSI1_D2_N / E24	I, MIPI	MIPI CSI1 differential data lane 2 negative.
<b>A6</b>	MIPI_CSI1_D2_P	MIPI_CSI1_D2_P/ D24	I, MIPI	MIPI CSI1 differential data lane 2 positive.
<b>B6</b>	MIPI_CSI1_D3_N	MIPI_CSI1_D3_N/ E26	I, MIPI	MIPI CSI1 differential data lane 3 negatives.
<b>B7</b>	MIPI_CSI1_D3_P	MIPI_CSI1_D3_P/ D26	I, MIPI	MIPI CSI1 differential data lane 3 positive.
<b>B3</b>	MIPI_CSI1_CLK_N	MIPI_CSI1_CLK_N/E22	I, MIPI	MIPI CSI1 differential Clock negative.
<b>B4</b>	MIPI_CSI1_CLK_P	MIPI_CSI1_CLK_P/ D22	I, MIPI	MIPI CSI1 differential Clock positive.
<b>C2</b>	CAMERA_CCMCLKO1(ECSPI2_MISO)	ECSPI2_MISO/ AH20	O, 1.8V CMOS	Master Clock for Camera.
<b>C3</b>	I2C3_SDA	I2C3_SDA/ AJ6	IO, 1.8V CMOS/ 4.7K PU	MIPI CSI1 I2C Data.
<b>C4</b>	I2C3_SCL	I2C3_SCL/ AJ7	IO, 1.8V CMOS/ 4.7K PU	MIPI CSI1 I2C Clock.

# i.MX 8M Plus OSM LGA Module Hardware User Guide

For more details on MIPI CSI2 OSM pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AL32	MIPI_CSI2_D0_N	MIPI_CSI2_D0_N/ B25	I, MIPI	MIPI CSI2 differential data lane 0 negative.
AL33	MIPI_CSI2_D0_P	MIPI_CSI2_D0_P/ A25	I, MIPI	MIPI CSI2 differential data lane 0 positive.
AM32	MIPI_CSI2_D1_N	MIPI_CSI2_D1_N/ B24	I, MIPI	MIPI CSI2 differential data lane 1 negative.
AM33	MIPI_CSI2_D1_P	MIPI_CSI2_D1_P/ A24	I, MIPI	MIPI CSI2 differential data lane 1 positive.
Y30	MIPI_CSI2_D2_N	MIPI_CSI2_D2_N/ B22	I, MIPI	MIPI CSI2 differential data lane 2 negative.
Y31	MIPI_CSI2_D2_P	MIPI_CSI2_D2_P/A22	I, MIPI	MIPI CSI2 differential data lane 2 positive.
AA30	MIPI_CSI2_D3_N	MIPI_CSI2_D3_N/ B21	I, MIPI	MIPI CSI2 differential data lane 3 negatives.
AA31	MIPI_CSI2_D3_P	MIPI_CSI2_D3_P/ A21	I, MIPI	MIPI CSI2 differential data lane 3 positive.
AK32	MIPI_CSI2_CLK_N	MIPI_CSI2_CLK_N/ B23	I, MIPI	MIPI CSI1 differential Clock negative.
AK33	MIPI_CSI2_CLK_P	MIPI_CSI2_CLK_P/ A23	I, MIPI	MIPI CSI1 differential Clock positive.

## 2.7.7 HDMI TX Interface

The i.MX 8M Plus OSM LGA Module supports one HDMI Interface on OSM PCB Edge connector. i.MX 8M Plus SoC's HD Display Transmitter Controller with integrated PHY is directly connected to HDMI port of OSM PCB Edge connector. It supports dedicated DDC interface on OSM PCB Edge connector for HDMI EDID read and to carry the HDCP & SCDC commands. i.MX 8M Plus SoC supports HDMI 1.4 Specification & HDMI 2.0a (3840 x 2160p30) Specification. The SoC inbuilt PHY also supports 32 channel audio output support. The HDMI TX PHY of the i.MX 8M Plus SoC supports pixel clock frequency of up to 297MHz.

For more details on HDMI pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
A30	HDMI_TX_D2_P	HDMI_TX2_P/AH27	O, HDMI	HDMI differential data lane 2 Positive
A31	HDMI_TX_D2_N	HDMI_TX2_N/AJ27	O, HDMI	HDMI differential data lane 2 Negative
B31	HDMI_TX_D1_P	HDMI_TX1_P/AH26	O, HDMI	HDMI differential data lane 1 Positive
B32	HDMI_TX_D1_N	HDMI_TX1_N/AJ26	O, HDMI	HDMI differential data lane 1 Negative
A33	HDMI_TX_D0_P	HDMI_TX0_P/AH25	O, HDMI	HDMI differential data lane 0 Positive

# i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
A34	HDMI_TX_D0_N	HDMI_TX0_N/AJ25	O, HDMI	HDMI differential data lane 0 Negative
B34	HDMI_TX_CLK_P	HDMI_TXC_P/AH24	O, HDMI	HDMI differential CLK Positive
B35	HDMI_TX_CLK_N	HDMI_TXC_N/AJ24	O, HDMI	HDMI differential CLK Negative
D33	HDMI_TX_HPD	HDMI_HPD/AE22	I, 1.8V CMOS	HDMI Hot Plug Detect
C33	HDMI_TX_DDC_SCL	HDMI_DDC_SCL/AC 22	O, 1.8V CMOS/ 100K PU	HDMI DDC I2C Clock
C34	HDMI_TX_DDC_SDA	HDMI_DDC_SDA/A F22	IO, 1.8V CMOS/ 100K PU	HDMI DDC I2C DATA
C31	HDMI_TX_CEC	HDMI_CEC/AD22	O,1.8V CMOS	CEC lane

## 2.7.8 MIPI DSI/LVDS Display Interface

OSM Specification supports two LVDS display interfaces over LGA, which are present in size L LGA. The i.MX 8M Plus SoC supports two LVDS display channels.

For more details on LVDS pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AN13	LVDS0_CLK_P	LVDS0_CLK_P/F29	O, LVDS	LVDS0 differential Clock positive
AN12	LVDS0_CLK_N	LVDS0_CLK_N/G28	O, LVDS	LVDS0 differential Clock negative
AP18	LVDS0_D0_P	LVDS0_D0_P/D29	O, LVDS	LVDS0 differential data lane 0 positive
AP17	LVDS0_D0_N	LVDS0_D0_N/E28	O, LVDS	LVDS0 differential data Lane 0 negative
AR16	LVDS0_D1_P	LVDS0_D1_P/ E29	O, LVDS	LVDS0 differential data lane 1 positive
AR15	LVDS0_D1_N	LVDS0_D1_N/ F28	O, LVDS	LVDS0 differential data lane 1 negative
AM18	LVDS0_D2_P	LVDS0_D2_P/ G29	O, LVDS	LVDS0 differential data lane 2 positive
AM17	LVDS0_D2_N	LVDS0_D2_N/ H28	O, LVDS	LVDS0 differential data lane 2 negative
AP12	LVDS0_D3_P	LVDS0_D3_P/ J28	O, LVDS	LVDS0 differential data lane 3 positive
AP11	LVDS0_D3_N	LVDS0_D3_N/ H29	O, LVDS	LVDS0 differential data lane 3 negative
AN17	LVDS1_CLK_P	LVDS1_CLK_P/A28	O, LVDS	LVDS1 differential Clock positive
AN16	LVDS1_CLK_N	LVDS1_CLK_N/B28	O, LVDS	LVDS1 differential Clock negative
AM21	LVDS1_D0_P	LVDS1_D0_P/A26	O, LVDS	LVDS1 differential data lane 0 positive
AM20	LVDS1_D0_N	LVDS1_D0_N/B26	O, LVDS	LVDS1 differential data Lane 0 negative
AN20	LVDS1_D1_P	LVDS1_D1_P/A27	O, LVDS	LVDS1 differential data lane 1 positive
AN19	LVDS1_D1_N	LVDS1_D1_N/B27	O, LVDS	LVDS1 differential data lane 1 negative

## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AP15	LVDS1_D2_P	LVDS1_D2_P/ B29	O, LVDS	LVDS1 differential data lane 2 positive
AP14	LVDS1_D2_N	LVDS1_D2_N/ C28	O, LVDS	LVDS1 differential data lane 2 negative
AM15	LVDS1_D3_P	LVDS1_D3_P/ C29	O, LVDS	LVDS1 differential data lane 3 positive
AM14	LVDS1_D3_N	LVDS1_D3_N/ D28	O, LVDS	LVDS1 differential data lane 3 negative
AN14	LCD0_VDD_EN(NAND_DATA02_GPIO3_8)	NAND_DATA02/ L24	O, 1.8V CMOS	LCD Power Enable
AN23	LCD0_BKLT_EN(NAND_DATA01_GPIO3_7)	NAND_DATA01/ L25	O, 1.8V CMOS	LCD Backlight Enable
AN22	PWM2_OUT(SAI5_RXD0)	SAI5_RXD0/ AE16	O, 1.8V CMOS	LCD Back Light Brightness control PWM
AM11	I2C5_SCL(SPDIF_TX)	SPDIF_TX/ AE18	O, 1.8V CMOS/ 4.7K PU	I2C CLK for Display and Touch
AM12	I2C5_SDA (SPDIF_RX)	SPDIF_RX/ AD18	IO, 1.8V CMOS/ 4.7K PU	I2C DATA for Display and Touch

### 2.7.9 Audio Interface

The i.MX 8M Plus OSM LGA Module supports I2S\_A of OSM Edge connector from SoC's SAI2 channel. The SAI peripheral provides a synchronous audio interface that supports full duplex serial interfaces with frame synchronization such as I2S, AC97 and other audio CODEC/DSP interfaces. The SAI general features are including Transmitter section with independent bit clock and frame sync, Maximum frame size of 32 words, Word size from 8-bits to 32-bits and supports 49.152 MHz BCLK. Only Transmitter Clock and Transmitter Left-Right Clock (LRCK) is supported as per OSM specification.

In i.MX 8M Plus OSM LGA Module the transmitter is configured for asynchronous mode and the receiver is configured for synchronous mode, hence both transmitter and receiver will use the transmitter bit clock and frame sync.

For more details on Audio interface pinouts on OSM Edge connector, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
V18	SAI2_MCLK	SAI2_MCLK/ AJ15	IO, 1.8V CMOS	Master Clock for Audio codec
W21	SAI2_TX_DATA0(SAI2_TXD0)	SAI2_TXD0/ AH16	IO, 1.8V CMOS	Serial Audio Interface Channel1 Data Output
V21	SAI2_RX_DATA0(SAI2_RXD0)	SAI2_RXD0/ AJ14	IO, 1.8V CMOS	Serial Audio Interface Channel1 Data Input
W20	SAI2_TX_BCLK(SAI2_TXC)	SAI2_TXC/ AH15	IO, 1.8V CMOS/ 33E Series	Serial Audio Interface Channel1 Clock

## 2.7.10 SPI Interface

The i.MX 8M Plus SoC supports enhanced Configurable Serial Peripheral Interface (ECSPI) module that supports an efficient interface to an SPI bus as a master and/or a slave with maximum data rate of 52 Mbits/s. The i.MX 8M Plus OSM LGA Module supports SPI0 and SPI1 channels of the OSM Edge connector using ECSPI1 and ECSPI2 of SoC.

For more details on SPI pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>Y15</b>	ECSPI1_SS0	ECSPI1_SS0/ AE20	O, 1.8V CMOS	SPI0 Chip Select 0
<b>U16</b>	ECSPI1_SCLK	ECSPI1_SCLK/ AF20	O, 1.8V CMOS/ 33E Series	SPI0 Clock
<b>U15</b>	ECSPI1_MISO	ECSPI1_MISO/ AD20	I, 1.8V CMOS	SPI0 Master IN Slave Out
<b>V15</b>	ECSPI1_MOSI	ECSPI1_MOSI/ AC20	I, 1.8V CMOS	SPI0 Master Out Slave In
<b>AA23</b>	ECSPI2_SS0	ECSPI2_SS0/ AJ22	O, 1.8V CMOS	SPI1 Chip Select 0
<b>Y21</b>	ECSPI2_SCLK	ECSPI2_SCLK/ AH21	O, 1.8V CMOS/ 33E Series	SPI1 Clock
<b>Y22</b>	ECSPI2_MISO (I2C4_SCL)	I2C4_SCL/ AF8	I, 1.8V CMOS	SPI1 Master IN Slave Out
<b>Y23</b>	ECSPI2_MOSI	ECSPI2_MOSI/ AJ21	O, 1.8V CMOS	SPI1 Master Out Slave In

## 2.7.11 Data UART

OSM V2.1.1 supports Five UART channels where two channels UART\_A & UART\_B are with CTS and RTS and two channels UART\_C & UART\_D are without and a console UART port. The i.MX 8M Plus SoC's UART1 is optionally connected to UART\_B in OSM LGA side. UART2 and UART3 connected SER0 and SER1 channels of OSM Edge connector respectively. Whereas SER2 channel of OSM Edge connector optionally connected to UART1 of i.MX 8M Plus SoC. In default configuration UART1 is connected to on SOM Bluetooth module. SER1 of the OSM Edge connector is optionally connected to the on SOM GNSS Module. SER0, SER1 & SER2 can be used for any data commination. UART4 of the SoC is connected to SER3 channel of OSM Edge connector and used as Debug UART.

For more details on UART pinouts, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>A14</b>	UART2_RXD	UART2_RXD/AF6	I, 1.8V CMOS	UART2 Receiver.
<b>B13</b>	UART2_TXD	UART2_TXD/AH4	O, 1.8V CMOS	UART2 Transmitter.
<b>C13</b>	UART2_RTS_B(SAI3_RXD)	SAI3_RXD/AF18	O, 1.8V CMOS	UART2 Request to Send.
<b>C14</b>	UART2_CTS_B(SAI3_RXC)	SAI3_RXC/AJ18	I, 1.8V CMOS	UART2 Clear to Send.
<b>A22</b>	UART3_RX(NAND_ALE)	NAND_ALE/ N25	O, 1.8V CMOS	UART3 Transmitter.
<b>B23</b>	UART3_TX(NAND_CE0_B)	NAND_CE0_B/ L26	I, 1.8V CMOS	UART3 Receiver.



## i.MX 8M Plus OSM LGA Module Hardware User Guide

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
D22	UART4_RXD	UART4_RXD/ AJ5	O, 1.8V CMOS	Debug UART Transmitter.  <i>Optionally connected to on programming header.</i>
D23	UART4_TXD	UART4_TXD/AH5	I, 1.8V CMOS	Debug UART Receiver.  <i>Note: Optionally connected to on programming header.</i>
D14	NC	UART1_RXD/ AD6	I, 1.8V CMOS	NC.  <i>Note: Optionally connect to UART1_TX. By default, connected to on SOM Bluetooth module.</i>
D13	NC	UART1_TXD/AJ3	O, 1.8V CMOS	NC.  <i>Note: Optionally connect to UART1_TX. By default, connected to on SOM Bluetooth module.</i>
D15	NC	UART3_TXD/ AJ4	I, 1.8V CMOS	NC.  <i>Note: Optionally connect to UART1_TX. By default, connected to on SOM Bluetooth module.</i>
D16	NC	UART3_RXD/ AE6	O, 1.8V CMOS	NC.  <i>Note: Optionally connect to UART1_TX. By default, connected to on SOM Bluetooth module.</i>

### 2.7.12 OSM GPIOs

OSM V2.1.1 supports 14 GPIOs, which can be used for any general-purpose application and are listed below.

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
D17	OSM_GPIO_A_0(SAI1_TXD6_GPIO4_18)	SAI1_TXD6/AC12	IO, 1.8V CMOS	OSM General Purpose Input/output A0.
E17	OSM_GPIO_A_1(SAI1_TXD7_GPIO4_19)	SAI1_TXD7/AJ13	IO, 1.8V CMOS	OSM General Purpose Input/output A1.
F17	OSM_GPIO_A_2(SAI1_RXFS_GPIO4_0)	SAI1_RXFS/AJ9	IO, 1.8V CMOS	OSM General Purpose Input/output A2.
G17	OSM_GPIO_A_3(SAI1_RXC_GPIO4_1)	SAI1_RXC/AH8	IO, 1.8V CMOS	OSM General Purpose Input/output A3.
H17	OSM_GPIO_A_4(SAI1_RXD0_GPIO4_2)	SAI1_RXD0/AC10	IO, 1.8V CMOS	OSM General Purpose Input/output A4.
J17	OSM_GPIO_A_5(SAI5_RXC_GPIO3_20)	SAI5_RXC/AD14	IO, 1.8V CMOS	OSM General Purpose Input/output A5.
K17	OSM_GPIO_A_6(SAI2_RXC_GPIO4_22)	SAI2_RXC/AJ16	IO, 1.8V CMOS	OSM General Purpose Input/output A6.



## i.MX 8M Plus OSM LGA Module Hardware User Guide

<b>L17</b>	OSM_GPIO_A_7(SAI2_RXFS_GPIO4_21)	SAI2_RXFS/AH17	IO, 1.8V CMOS	OSM General Purpose Input/output A7.
<b>D19</b>	OSM_GPIO_B_0(SAI3_RXFS_GPIO4_28)	SAI3_RXFS/AJ19	IO, 1.8V CMOS	OSM General Purpose Input/output B0.
<b>E19</b>	OSM_GPIO_B_1(SAI1_RXD1_GPIO4_3)	SAI1_RXD1/AF10	IO, 1.8V CMOS	OSM General Purpose Input/output B1.
<b>F19</b>	OSM_GPIO_B_2(SAI5_RXFS_GPIO3_21)	SAI5_RXFS/AC14	IO, 1.8V CMOS	OSM General Purpose Input/output B2.
<b>G19</b>	OSM_GPIO_B_3(SPDIF1_EXT_CLK_GPIO5_5)	SPDIF_EXT_CLK/AC18	IO, 1.8V CMOS	OSM General Purpose Input/output B3.
<b>H19</b>	OSM_GPIO_B_4(NAND_DQS_GPIO3_21)	NAND_DQS/ R26	IO, 1.8V CMOS	OSM General Purpose Input/output B4.
<b>J19</b>	OSM_GPIO_B_5(GPIO1_IO6)	GPIO1_IO06/ A3	IO, 1.8V CMOS	OSM General Purpose Input/output B5.
<b>K19</b>	OSM_GPIO_B_6(GPIO1_IO00)	GPIO1_IO00/A7	IO, 1.8V CMOS	OSM General Purpose Input/output B6.
<b>L19</b>	OSM_GPIO_B_7(GPIO1_IO9)	GPIO1_IO09/B8	IO, 1.8V CMOS	OSM General Purpose Input/output B7.
<b>D3</b>	OSM_GPIO_C_0(GPIO1_IO7)	GPIO1_IO07/F6	IO, 1.8V CMOS	OSM General Purpose Input/output C0.
<b>D4</b>	OSM_GPIO_C_1(GPIO1_IO11)	GPIO1_IO11/D8	IO, 1.8V CMOS	OSM General Purpose Input/output C1.
<b>E3</b>	OSM_GPIO_C_2(SAI1_MCLK_GPIO4_20)	SAI1_MCLK/ AE12	IO, 1.8V CMOS	OSM General Purpose Input/output C2.

### 2.7.13 CAN Interface

The Flexible Controller Area Network (FLEXCAN) module is a communication controller implementing the CAN protocol according to the ISO 11898-1 standard and CAN 2.0B protocol specifications.

The CAN protocol was primarily designed to be used as a vehicle serial data bus meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FLEXCAN module is a full implementation of the CAN protocol specification, which supports both standard and extended message frames. 64 Message Buffers are supported by the FlexCAN module.

The i.MX 8M Plus SOC Supports two CAN interface and are connected to OSM Edge Connector.

For more details of CAN pinouts on OSM Edge connector, refer below table:

Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>AC17</b>	FLEXCAN1_TX(SAI5_RXD1)	SAI5_RXD1/AD16	O, 1.8V CMOS	CAN 1 Transmitter.
<b>AB17</b>	FLEXCAN1_RX(SAI5_RXD2)	SAI5_RXD2/AF16	I, 1.8V CMOS	CAN 1 Receiver.
<b>AC19</b>	FLEXCAN2_TX(SAI5_RXD3)	SAI5_RXD3/AE14	O, 1.8V CMOS	CAN 2 Transmitter.
<b>AB19</b>	FLEXCAN2_RX(SAI5_MCLK)	SAI5_MCLK/AF14	I, 1.8V CMOS	CAN 2 Receiver.

## 2.7.14 I2C Interface

OSM Specification V2.1.1 supports Five I2C but i.MX 8M Plus SOM supports only four I2C in default configuration and fifth I2C as optional which are listed down:

For more details of I2C pinouts on OSM Edge connector, refer below table:

OSM Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
S1	I2C5_SCL(SPDIF_TX)	SPDIF_TX/ AE18	O, 1.8V CMOS 4.7K PU	Secondary Camera Purpose I2C Clock.
S2	I2C5_SDA(SPDIF_RX)	SPDIF_RX/ AD18	IO, 1.8V CMOS 4.7K PU	Secondary Camera Purpose I2C Data.
S5	I2C3_SCL	I2C3_SCL/ AJ7	O, 1.8V CMOS 4.7K PU	Primary Camera Purpose I2C Clock.
S7	I2C3_SDA	I2C3_SDA/ AJ6	IO, 1.8V CMOS 4.7K PU	Primary Camera Purpose I2C Clock.
S48	I2C2_SCL	I2C2_SCL/ AH6	O, 1.8V CMOS 4.7K PU	General Purpose I2C Clock.
S49	I2C2_SDA	I2C2_SDA/ AE8	IO, 1.8V CMOS 4.7K PU	General Purpose I2C Data.
S139	I2C5_SCL(SPDIF_TX)	SPDIF_TX/ AE18	O, 1.8V CMOS 4.7K PU	Display Purpose I2C Clock.
S140	I2C5_SDA(SPDIF_RX)	SPDIF_RX/ AD18	IO, 1.8V CMOS 4.7K PU	Display Purpose I2C Clock.
P121	NC (I2C1_SCL)	I2C1_SCL/ AC8	O, 1.8V CMOS 4.7K PU	NC.  <i>Note: Optionally connected to I2C1_SCL-PMIC I2C</i>
P122	NC (I2C1_SDA)	I2C1_SDA/ AH7	IO, 1.8V CMOS 4.7K PU	NC.  <i>Note: Optionally connected to I2C1_SDA-PMIC I2C</i>

## 2.7.15 Control Signals

OSM V2.1.1 specification supports control Signals, for more details on OSM Control Signals pinouts on OSM Edge connector, refer below table:

OSM Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
U17	PMIC_RST_B	NA	I, 1.8V CMOS 100K PU	Hard RESET Input to SOM.
AA9	CPU_ON_OFF	ONOFF/ G22	I, 1.8V CMOS 100K PU	Power ON /OFF Input to SOM.
V7	CARRIER_PWR_ON	NA	O, 1.8V CMOS 10K PU	Carrier Board power should be enabled only after CARRIER_PWR_ON goes High.

## 2.7.16 Boot Select

The i.MX 8M Plus OSM LGA Module supports one Boot Select pins as per OSM V2.1.1 specification. i.MX 8M Plus OSM LGA Module supports booting from On-SOM eMMC and OSM SD (from carrier board). Any of these boot media can be selected by properly setting the Boot Select Pins status from the carrier board as mentioned below.

BOOT_SEL#	Description
Float	eMMC Flash (uSDHC3)
GND	OSM SD (uSDHC2)

Also, i.MX 8M Plus OSM LGA Module supports active low FORCE\_RECOV# functionality using one of the vendor defined pin in OSM LGA. By pulling low on this pin puts i.MX 8M Plus SoC in serial download mode where the SoC boot media can be programmed through i.MX 8M Plus SoC's USB1 controller USB 3.0 interface which is connected to USB3 port of OSM PCB Edge connector.

OSM Pin No.	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
U19	BOOT_SEL#	NA	I, 1.8V CMOS 10K PU	Boot Media Select bit 0
P16	FORCE_RECOV#	NA	I, 1.8V CMOS 10K PU	Active low Force Recovery Input.

## 2.7.17 Power and GND

The i.MX 8M Plus OSM LGA Module works with 5V power input (VCC) from OSM PCB Edge Connector and generates all other required powers internally On-SOM itself. i.MX 8M Plus OSM LGA Module also supports coin cell power input (VDD\_RTC) from OSM PCB Edge Connector to On-SOM RTC controller for real time clock.

For more details on Power & GND Signals pinouts on OSM PCB Edge connector, refer the below table.

OSM Pin No.	OSM Edge Pin Name	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
Y8,Y9,Y10,Y11,Y17 Y25,Y26,Y27,Y28 AE4,AF4,AG4,AH3,AH4, AJ3,AJ4,AK4	VCC_IN_5V	VCC_IN_5V	NA	I, 5V Power	Supply Voltage.
M17	VCC_1_TEST	VDD_3V3	NA	I, 3V POWER	Module power voltage test point
M19	VCC_2_TEST	NVCC_SD2	NA	I,1.8V or 3V3 POWER	Module power voltage test point
Y6	VCC_3_TEST	VDD_ARM_0 V85	NA	I, 0.85V POWER	Module power voltage test point

## i.MX 8M Plus OSM LGA Module Hardware User Guide

OSM Pin No.	OSM Edge Pin Name	OSM Edge Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
Y20	VCC_4_TEST	NVCC_SNVS_1V8	NA	I,1V8 POWER	Module power voltage test point
Y3	VCC_5_TEST	VDD_1V8	NA	I,1V8 POWER	Module power voltage test point
C5	VCC_6_TEST	NVCC_DRAM_1V1	NA	I,1V1 POWER	Module power voltage test point
AA33	VCC_7_TEST	VDD_SOC_0V85	NA	I, 0.85V POWER	Module power voltage test point
B29	VCC_8_TEST	VDDA_1V8	NA	I,1V8 POWER	Module power voltage test point
A4,A7,A10,B2,B5,B8,B9,C11,D1,D5,D8,E2,H2,H4,L2,L4,P2,P4,R1,U2,U4,V1,W3,Y2,AA1,AA4,AA7,AA8,AA10,AA11,AB3,AB6,AB9,AC4,AC7,AC10,A26,A29,A32,B27,B28,B30,B33,C25,C32,C35,D28,D34,F33,F35,G34,H32,J33,J35,K34,M35,N34,T34,W34,AA25,AA26,A27,AA28,AA32,AB28,AB31,AB34,AC27,AC30,AC33,AE2,AE34,AF35,AG3,AH2,AH34,AJ35,AK3,AL2,AL34,AM13,AM16,AM19,AM22,AM35,AN3,AN6,AN9,AN11,AN15,AN18,AN21,AN33,AP2,AP25,AP28,AP31,AP34,AR14,AR17,AR20,AR26,AR29,AR32	GND	GND	NA	Power	Ground.
W17	VDD_RTC	VDD_RTC	NA	I, 3V Power	3V coin cell input for RTC.

## 2.8 Other Features

### 2.8.1 Programming Header

The i.MX 8M Plus OSM LGA Module supports 16 pin programming header for testing the on-module features. The programming header is used for Flashing the board and has DATA UART for getting the boot prints.

**Number of Pins** - 16

**Connector Part** - 503480-1600 from Molex

Table 4: Programming header Pin assignment

Pin No	Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
1	VCC_IN_5V	NA	Power	Supply voltage
2	VCC_IN_5V	NA	Power	Supply voltage
3	VCC_IN_5V	NA	Power	Supply voltage
4	VCC_IN_5V	NA	Power	Supply voltage
5	VCC_IN_5V	NA	Power	Supply voltage
6	GND	NA	Power	Ground
7	USB_OTG1_DM	USB1_D_N/E10	IO, USB	USB 2.0 OTG High Speed Data Positive.
8	USB_OTG1_DP	USB1_D_P/D10	IO, USB	USB 2.0 OTG High Speed Data Negative
9	GND	NA	Power	Ground
10	VBUS_OTG1	USB1_VBUS/A11	I, Power	USB 3.0 OTG VBUS power for detection.
11	GND	NA	Power	Ground
12	UART4_RXD	UART4_RXD/AJ5	O, 1.8V CMOS	Debug UART Transmitter.
13	UART4_TXD	UART4_TXD/AH5	I, 1.8V CMOS	Debug UART Receiver.
14	GND	NA	Power	Ground
15	GND	NA	Power	Ground
16	FORCE_RECOV#	NA	Power	Ground

## 2.9 i.MX 8M Plus Pin Multiplexing on OSM BGA

The i.MX 8M Plus SoC IO pins have many alternate functions and can be configured to any one of the alternate functions based on the requirement, also most of the i.MX 8M Plus SoC's IO pins can be configured as GPIO if required. The below table provides the details of i.MX 8M Plus SoC pin connections to the OSM edge connector and with selected pin function highlighted and available alternate functions. This table has been prepared by referring NXP's i.MX 8M Plus Hardware User's Manual.

*Important Note: It is strongly recommended to use the pin function same as selected in the OSM SOM Edge connector for iWave's BSP reusability and to have compatible OSM modules in future for upgradability.*

Table 5: i.MX 8M Plus SoC IOMUX for OSM Edge Connector interfaces

Interface/ Function	OSM Edge Pin Number	i.MX 8M Plus SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Default	
MIPI CSI0	B3	E22	MIPI_CSI1_CLK_N							MIPI_CSI1_CLK_N	
	B4	D22	MIPI_CSI1_CLK_P							MIPI_CSI1_CLK_P	
	C1	E18	MIPI_CSI1_D0_N							MIPI_CSI1_D0_N	
	B1	D18	MIPI_CSI1_D0_P							MIPI_CSI1_D0_P	
	A2	E20	MIPI_CSI1_D1_N							MIPI_CSI1_D1_N	
	A3	D20	MIPI_CSI1_D1_P							MIPI_CSI1_D1_P	
	A5	E24	MIPI_CSI1_D2_N							MIPI_CSI1_D2_N	
	A6	D24	MIPI_CSI1_D2_P							MIPI_CSI1_D2_P	
	B6	E26	MIPI_CSI1_D3_N							MIPI_CSI1_D3_N	
	B7	D26	MIPI_CSI1_D3_P							MIPI_CSI1_D3_P	
	C2	AH20	ECSPI2_MISO	UART4_CT S_B	I2C4_SCL	SAI7_MCLK	CCM_CLKO1	GPIO5_IO12			CCM_CLKO1
	C3	AJ7	I2C3_SCL	PWM4_O UT	GPT2_CLK	ECSPI2_SCLK		GPIO5_IO18			I2C3_SCL
	C4	AJ6	I2C3_SDA	PWM3_O UT	GPT3_CLK	ECSPI2_MOS I		GPIO5_IO19			I2C3_SDA
MIPI CSI1	AK32	B23	MIPI_CSI2_CLK_N							MIPI_CSI2_CLK_N	
	AK33	A23	MIPI_CSI2_CLK_P							MIPI_CSI2_CLK_P	
	AL32	B25	MIPI_CSI2_D0_N							MIPI_CSI2_D0_N	
	AL33	A25	MIPI_CSI2_D0_P							MIPI_CSI2_D0_P	

# i.MX 8M Plus OSM LGA Module Hardware User Guide

	AM32	B24	MIPI_CSI2_D1_N							MIPI_CSI2_D1_N	
	AM33	A24	MIPI_CSI2_D1_P							MIPI_CSI2_D1_P	
	Y30	B22	MIPI_CSI2_D2_N							MIPI_CSI2_D2_N	
	Y31	A22	MIPI_CSI2_D2_P							MIPI_CSI2_D2_P	
	AA30	B21	MIPI_CSI2_D3_N							MIPI_CSI2_D3_N	
	AA31	A21	MIPI_CSI2_D3_P							MIPI_CSI2_D3_P	
MIPI DSI0	AB8	B18	MIPI_DSI1_CLK_N							MIPI_DSI1_CLK_N	
	AB7	A18	MIPI_DSI1_CLK_P							MIPI_DSI1_CLK_P	
	AB11	B16	MIPI_DSI1_D0_N							MIPI_DSI1_D0_N	
	AB10	A16	MIPI_DSI1_D0_P							MIPI_DSI1_D0_P	
	AC9	B17	MIPI_DSI1_D1_N							MIPI_DSI1_D1_N	
	AC8	A17	MIPI_DSI1_D1_P							MIPI_DSI1_D1_P	
	AC6	B19	MIPI_DSI1_D2_N							MIPI_DSI1_D2_N	
	AC5	A19	MIPI_DSI1_D2_P							MIPI_DSI1_D2_P	
	AB5	B20	MIPI_DSI1_D3_N							MIPI_DSI1_D3_N	
	AB4	A20	MIPI_DSI1_D3_P							MIPI_DSI1_D3_P	
	S141	AD8	I2C4_SDA	PWM1_OUT		ECSPI2_SSO		GPIO5_IO21		PWM1_OUT	
	S127	L25	NAND_DATA01	QSPI_A_D ATA1	SAI3_TX_SY NC	ISP_PRELIGH T_TRIG_0	UART4_TX	GPIO3_IO7	CORESIGHT_ TRACE05	GPIO3_IO7	
	S133	L24	NAND_DATA02	QSPI_A_D ATA2	USDHC3_CD _B	UART4_CTS_ B		GPIO3_IO8	CORESIGHT_ TRACE06	GPIO3_IO8	
LVDS1	AN12	B28	LVDS1_CLK_N							LVDS1_CLK_N	
	AN13	A28	LVDS1_CLK_P							LVDS1_CLK_P	
	AP17	B26	LVDS1_D0_N							LVDS1_D0_N	
	AP18	A26	LVDS1_D0_P							LVDS1_D0_P	
	AR15	B27	LVDS1_D1_N							LVDS1_D1_N	
	AR16	A27	LVDS1_D1_P							LVDS1_D1_P	
	AP14	C28	LVDS1_D2_N							LVDS1_D2_N	
	AP15	B29	LVDS1_D2_P							LVDS1_D2_P	
	AP11	D28	LVDS1_D3_N							LVDS1_D3_N	
	AP12	C29	LVDS1_D3_P							LVDS1_D3_P	
		AM11	AE18	SPDIF1_OUT	PWM3_OUT	I2C5_SCL	GPT1_COMP ARE1	FLEXCAN1_T X	GPIO5_IO3		I2C5_SCL
		AM12	AD18	SPDIF1_IN	PWM2_OUT	I2C5_SDA	GPT1_COMP ARE2	FLEXCAN1_R X	GPIO5_IO4		I2C5_SDA

## i.MX 8M Plus OSM LGA Module Hardware User Guide

	S122	AE16	SAI5_RX_DATA0	SAI1_TX_D ATA2	PWM2_OUT	I2C5_SCL	PDM_BIT_ST REAM0	GPIO3_IO21		PWM2_OUT	
	S107	R26	NAND_DQS	QSPI_A_D QS	SAI3_MCLK	ISP_SHUTTE R_OPEN_0		GPIO3_IO14		GPIO3_IO14	
	S116	AD22	HDMI_CEC			I2C6_SCL	FLEXCAN2_T X	GPIO3_IO28		GPIO3_IO28	
HDMI	B35	AJ24	HDMI_TXC_N							HDMI_TXC_N	
	B34	AH24	HDMI_TXC_P							HDMI_TXC_P	
	A34	AJ25	HDMI_TX0_N							HDMI_TX0_N	
	A33	AH25	HDMI_TX0_P							HDMI_TX0_P	
	B32	AJ26	HDMI_TX1_N							HDMI_TX1_N	
	B31	AH26	HDMI_TX1_P							HDMI_TX1_P	
	A31	AJ27	HDMI_TX2_N							HDMI_TX2_N	
	A30	AH27	HDMI_TX2_P							HDMI_TX2_P	
	D33	AE22	HDMI_HPD	HDMI_HP D_O			I2C6_SDA	FLEXCAN2_R X	GPIO3_IO29		HDMI_HPD
	C33	AC22	HDMI_SCL				I2C5_SCL	FLEXCAN1_T X	GPIO3_IO26		HDMI_SCL
C34	AF22	HDMI_SDA				I2C5_SDA	FLEXCAN1_R X	GPIO3_IO27		HDMI_SDA	
SD Interface	F21	AB29	USDHC2_CLK		ECSPI2_SCLK	UART4_RX		GPIO2_IO13		USDHC2_CLK	
	E20	AB28	USDHC2_CMD		ECSPI2_MOS I	UART4_TX	PDM_CLK	GPIO2_IO14		USDHC2_CMD	
	G20	AC28	USDHC2_DATA0		I2C4_SDA	UART2_RX	PDM_BIT_ST REAM0	GPIO2_IO15		USDHC2_DATA0	
	G21	AC29	USDHC2_DATA1		I2C4_SCL	UART2_TX	PDM_BIT_ST REAM1	GPIO2_IO16		USDHC2_DATA1	
	H20	AA26	USDHC2_DATA2		ECSPI2_SS0	SPDIF1_OUT	PDM_BIT_ST REAM2	GPIO2_IO17		USDHC2_DATA2	
	H21	AA25	USDHC2_DATA3		ECSPI2_MIS O	SPDIF1_IN	PDM_BIT_ST REAM3	GPIO2_IO18	SRC_EARLY_ RESET	USDHC2_DATA3	
	D21	AD28	USDHC2_RESET_B					GPIO2_IO19	SRC_SYSTEM_ RESET	GPIO2_IO19	
	D20	AC26	USDHC2_WP					GPIO2_IO20	CORESIGHT_ EVENTI	GPIO2_IO20	



## i.MX 8M Plus OSM LGA Module Hardware User Guide

	J21	BK24	USDHC2_CD_B					GPIO2_IO12		USDHC2_CD_B
SPI1	AA23	AJ22	ECSPI2_SS0	UART4_RT S_B	I2C4_SDA		CCM_CLKO2	GPIO5_IO13		ECSPI2_SS0
	Y21	AH21	ECSPI2_SCLK	UART4_RX	I2C3_SCL	SAI7_TX_BCL K		GPIO5_IO10		ECSPI2_SCLK
	V15	AJ21	ECSPI2_MOSI	UART4_TX	I2C3_SDA	SAI7_TX_DA TA0		GPIO5_IO11		ECSPI2_MOSI
SPI0	Y15	AE20	ECSPI1_SS0	UART3_RT S_B	I2C2_SDA	SAI7_TX_SY NC		GPIO5_IO9		ECSPI1_SS0
	U16	AF20	ECSPI1_SCLK	UART3_RX	I2C1_SCL	SAI7_RX_SY NC		GPIO5_IO6		ECSPI1_SCLK
	V15	AD20	ECSPI1_MISO	UART3_CT S_B	I2C2_SCL	SAI7_RX_DA TA0		GPIO5_IO8		ECSPI1_MISO
	U15	AC20	ECSPI1_MOSI	UART3_TX	I2C1_SDA	SAI7_RX_BC LK		GPIO5_IO7		ECSPI1_MOSI
USB OTG1	P74	A6	GPIO1_IO13	USB1_OTG _OC				PWM2_OUT		GPIO1_IO13
	S104	B11	USB1_ID							USB1_ID
	S68	D10	USB1_D_P							USB1_D_P
	S69	E10	USB1_D_N							USB1_D_N
	S62	A10	USB1_TX_P							USB1_TX_P
	S63	B10	USB1_TX_N							USB1_TX_N
	S65	A9	USB1_RX_P							USB1_RX_P
S66	B9	USB1_RX_N							USB1_RX_N	
PCIe	AC2	A15	PCIE_TXN_P							PCIE_TXN_P
	AC3	B15	PCIE_TXN_N							PCIE_TXN_N
	AB1	A14	PCIE_RXN_P							PCIE_RXN_P
	AB2	B14	PCIE_RXN_N							PCIE_RXN_N
UART2	A14	AF6	UART2_RX	ECSPI3_MI SO		GPT1_COMP ARE3		GPIO5_IO24		UART2_RX
	B13	AH4	UART2_TX	ECSPI3_SS 0		GPT1_COMP ARE2		GPIO5_IO25		UART2_TX
	C13	AF18	SAI3_RX_DATA0	SAI2_RX_D ATA3	SAI5_RX_DA TA0		UART2_RTS_ B	GPIO4_IO30	PDM_BIT_ST REAM1	UART2_RTS_B
	C14	AJ18	SAI3_RX_BCLK	SAI2_RX_D ATA2	SAI5_RX_BC LK	GPT1_CLK	UART2_CTS_ B	GPIO4_IO29	PDM_CLK	UART2_CTS_B

## i.MX 8M Plus OSM LGA Module Hardware User Guide

UART1	D14	AJ3	UART1_TX	ECSPI3_M OSI				GPIO5_IO23		UART1_TX
	D13	AD6	UART1_RX	ECSPI3_SC LK				GPIO5_IO22		UART1_RX
	D15	AE6	UART3_RX	UART1_CT S_B	USDHC3_RE SET_B	GPT1_CAPT URE2	CAN2_TX	GPIO5_IO26		UART1_CTS_B
	D16	AJ4	UART3_TX	UART1_RT S_B	USDHC3_VS ELECT	GPT1_CLK	CAN2_RX	GPIO5_IO27		UART1_RTS_B
UART3	A22	N25	NAND_ALE	QSPI_A_SC LK	SAI3_TX_BCL K	ISP_FL_TRIG _0	UART3_RX	GPIO3_IO0	CORESIGHT_ TRACE_CLK	UART3_RX
	B23	L26	NAND_CEO_B	QSPI_A_SS O_B	SAI3_TX_DA TA0	ISP_SHUTTE R_TRIG_0	UART3_TX	GPIO3_IO1	CORESIGHT_ TRACE_CTL	UART3_TX
UART4	D22	AJ5	UART4_RX	UART2_CT S_B	PCIE_CLKRE Q_B	GPT1_COMP ARE1	I2C6_SCL	GPIO5_IO28		UART4_RX
	D23	AH5	UART4_TX	UART2_RT S_B		GPT1_CAPT URE1	I2C6_SDA	GPIO5_IO29		UART4_TX
Audio SAI0	V18	AH18	SAI3_TX_DATA0	SAI2_TX_D ATA3	SAI5_RX_DA TA3	GPT1_CAPT URE2	SPDIF1_EXT _CLK	GPIO5_IO1		SAI3_TX_DATA0
	W21	R25	NAND_DATA00	QSPI_A_D ATA0	SAI3_RX_DA TA0	ISP_FLASH_T RIG_0	UART4_RX	GPIO3_IO6	CORESIGHT_ TRACE04	SAI3_RX_DATA0
	V21	AH19	SAI3_TX_BCLK	SAI2_TX_D ATA2	SAI5_RX_DA TA2	GPT1_CAPT URE1	UART2_TX	GPIO5_IO0	PDM_BIT_ST REAM2	SAI3_TX_BCLK
	W20	AC16	SAI3_TX_SYNC	SAI2_TX_D ATA1	SAI5_RX_DA TA1	SAI3_TX_DA TA1	UART2_RX	GPIO4_IO31	PDM_BIT_ST REAM3	SAI3_TX_SYNC
	S38	AJ15	SAI2_MCLK	SAI5_MCLK	ENET_QOS_ 1588_EVENT 3_IN	FLEXCAN2_R X	ENET_QOS_ 1588_EVENT 3_AUX_IN	GPIO4_IO27	SAI3_MCLK	SAI2_MCLK
CAN	AC17	AD16	SAI5_RX_DATA1	SAI1_TX_D ATA3	SAI1_TX_SY NC	SAI5_TX_SY NC	PDM_BIT_ST REAM1	GPIO3_IO22	FLEXCAN1_T X	FLEXCAN1_TX
	AB17	AF16	SAI5_RX_DATA2	SAI1_TX_D ATA4	SAI1_TX_SY NC	SAI5_TX_BCL K	PDM_BIT_ST REAM2	GPIO3_IO23	FLEXCAN1_R X	FLEXCAN1_RX
	AC19	AE14	SAI5_RX_DATA3	SAI1_TX_D ATA5	SAI1_TX_SY NC	SAI5_TX_DA TA0	PDM_BIT_ST REAM3	GPIO3_IO24	FLEXCAN2_T X	FLEXCAN2_TX
	AB19	AF14	SAI5_MCLK	SAI1_TX_B CLK	PWM1_OUT	I2C5_SDA		GPIO3_IO25	FLEXCAN2_R X	FLEXCAN2_RX
GPIO	P108	AC12	SAI1_TX_DATA6	SAI6_RX_S YNC	SAI6_TX_SY NC		ENET1_RX_E R	GPIO4_IO18		GPIO4_IO18

## i.MX 8M Plus OSM LGA Module Hardware User Guide

	P109	AJ13	SAI1_TX_DATA7	SAI6_MCLK		PDM_CLK	ENET1_TX_ER	GPIO4_IO19		GPIO4_IO19
	P110	AJ9	SAI1_RX_SYNC				ENET1_1588_EVENT0_IN	GPIO4_IO0		GPIO4_IO0
	P111	AH8	SAI1_RX_BCLK			PDM_CLK	ENET1_1588_EVENT0_OUT	GPIO4_IO1		GPIO4_IO1
	P112	AC10	SAI1_RX_DATA0		SAI1_TX_DATA1	PDM_BIT_STREAM0	ENET1_1588_EVENT1_IN	GPIO4_IO2		GPIO4_IO2
	P113	AD14	SAI5_RX_BCLK	SAI1_TX_DATA1	PWM3_OUT	I2C6_SDA	PDM_CLK	GPIO3_IO20		GPIO3_IO20
	P114	AJ16	SAI2_RX_BCLK	SAI5_TX_BCLK		FLEXCAN1_TX	UART1_RX	GPIO4_IO22	PDM_BIT_STREAM1	GPIO4_IO22
	P115	AH17	SAI2_RX_SYNC	SAI5_TX_SYNC	SAI5_TX_DATA1	SAI2_RX_DATA1	UART1_TX	GPIO4_IO21	PDM_BIT_STREAM2	GPIO4_IO21
	P116	AJ19	SAI3_RX_SYNC	SAI2_RX_DATA1	SAI5_RX_SYNC	SAI3_RX_DATA1	SPDIF1_IN	GPIO4_IO28	PDM_BIT_STREAM0	GPIO4_IO28
	P117	AF10	SAI1_RX_DATA1			PDM_BIT_STREAM1	ENET1_1588_EVENT1_OUT	GPIO4_IO3		GPIO4_IO3
	P118	AC14	SAI5_RX_SYNC	SAI1_TX_DATA0	PWM4_OUT	I2C6_SCL		GPIO3_IO19		GPIO3_IO19
	P119	AC18	SPDIF1_EXT_CLK	PWM1_OUT		GPT1_COMPARE3		GPIO5_IO5		GPIO5_IO5
I2C	AA15	AH6	I2C2_SCL	ENET_QOS_1588_EVENT1_IN	USDHC3_CDB	ECSPI1_MISO	ENET_QOS_1588_EVENT1_AUX_IN	GPIO5_IO16		I2C2_SCL
	AA16	AE8	I2C2_SDA	ENET_QOS_1588_EVENT1_OUT	USDHC3_WP	ECSPI1_SS0		GPIO5_IO17		I2C2_SDA

## 3. TECHNICAL SPECIFICATION

This section provides detailed information about the i.MX 8M Plus OSM LGA Module technical specification with Electrical, Environmental and Mechanical characteristics.

### 3.1 Electrical Characteristics

The Module input power voltage is brought in on the seventeen VCC\_IN\_5V in Size-L Module and returned through the numerous GND pins on the connector. A Module will withstand an indefinite exposure to an applied VCC\_IN\_5V that may vary over the 4.5V to 5.25V range, without damage, and it will operate over the entire VDD\_IN range of 4.5V to 5.25V.

#### 3.1.1 Power Input Requirement

The below table provides the Power Input Requirement of i.MX 8M Plus OSM LGA Module.

Table 6: Power Input Requirement

Sl. No.	Power Rail	Min (V)	Typical (V)	Max(V)	Max Input Ripple
1	VCC_IN_5V <sup>1</sup>	4.5V <sup>1</sup>	5V	5.25V	±50mV
2	VDD_RTC <sup>2</sup>	2.8V	3V	3.3V	±20mV

<sup>1</sup> i.MX 8M Plus OSM LGA Module is designed to work with VCC\_IN\_5V input power rail from OSM only. VCC\_IN\_5V can be as low as 3.0V with sufficient current if fan is not used.

<sup>2</sup> i.MX 8M Plus OSM LGA Module use this voltage as backup power source to RTC controller when VCC\_IN\_5V is off.

## 3.1.2 Power Input Sequencing

The i.MX 8M Plus OSM LGA Module 's Power Input sequence requirement is explained below.




Figure 5: Power Input Sequencing

Table 7: Power Sequence Timing

Item	Description	Value
T1	VDD_IN rise time to VIN_PWR_BAD# rise time	≥ 0 ms
T2	VIN_PWR_BAD# rise time to SOM Power rise time	≥ 0 ms
T3	CARRIER_PWR_ON to CARRIER_STBY# timing	≥ 0 ms
T4	Carrier power circuits are up to RESET_OUT# rise	≥ 0 ms
T5	CARRIER_PWR_ON to CARRIER_RESET_OUT# timing	100 to 500ms

### 3.1.3 Power Consumption

Table 8: Power Consumption

Task/Status	Power Rail	Current Drawn/ Power Consumption
<b>Run Mode Power Consumption<sup>1</sup></b>		
Play Video run in MIPI display (Gstreamer)	VDD_IN	TBD
Play Video run in MIPI display (Gplay)	VDD_IN	TBD
Camera Streaming	VDD_IN	TBD
Play 4K Video run in HDMI display (Gplay)	VDD_IN	TBD
Play Audio	VDD_IN	TBD
Ping Bluetooth	VDD_IN	TBD
Ping Wi-Fi	VDD_IN	TBD
Ping Ethernet (Eth0 and Eth1)	VDD_IN	TBD
eMMC to Standard SD file transfer	VDD_IN	TBD
eMMC to USB3.0 file transfer	VDD_IN	TBD
eMMC to PCIe file transfer	VDD_IN	TBD
Bluetooth file transfer	VDD_IN	TBD
Wi-Fi file transfer	VDD_IN	TBD
Ethernet Streaming (Video Play)	VDD_IN	TBD
GPU Processor -Graphics 3D Test	VDD_IN	TBD
Dhrystone	VDD_IN	TBD
<b>Maximum Power Test:</b> <ul style="list-style-type: none"> <li>• Run the below during Maximum Power Test,</li> <li>• Play Video run in MIPI display (Gplay)</li> <li>• Camera Streaming</li> <li>• Ethernet (eth0 &amp; eth1) Run the ping (65500 packet size)</li> <li>• Wi-Fi- Run the ping test on back ground</li> <li>• FileTransfer - Transfer the 1GB files in storage devices</li> <li>• Run the dry2 application on back ground</li> <li>• GPU Processor -Graphics 3D Test</li> </ul>	VDD_IN	TBD
<b>Low Power Mode Power Consumption</b>		
System Idle Mode.	VDD_IN	TBD
Deep Sleep Mode.	VDD_IN	TBD
RTC power when no VIN_3V3 supply is provided	VRTC_3V0	TBD

<sup>1</sup> Power consumption measurements are done in iWave's i.MX 8M Plus SoC based OSM Development platform with iWave's TBD.

## 3.2 Environmental Characteristics

### 3.2.1 Environmental Specification

The below table provides the Environment specification of i.MX 8M Plus OSM LGA Module .

Table 9: Environmental Specification

Parameters	Min	Max
Operating temperature range <sup>1,2</sup>	-40°C	85°C

<sup>1</sup> iWave guarantees the component selection for the given operating temperature. The operating temperature at the system level will be affected by the various system components like carrier board and its components, system enclosure, air circulation in the system, system power supply etc. Based on the system design, specific heat dissipating approach might be required from system to system. It is recommended to do the necessary system level thermal simulation and find necessary thermal solution in the system before using this board in the end application.

<sup>2</sup>For more information on Thermal solution & Heat sink/ Heat Spreader refer the following section.

### 3.2.2 Heat Sink/ Heat Spreader

For any highly integrated System On Modules, thermal design is a very important factor. As IC's size is decreasing and performance of module is increasing by rising processor frequencies, it generates high amount of heat which should be dissipated for the system to work as expected without fault.

To dissipate the heat, appropriate thermal management techniques like Heat spreader, Heat sink must be used. Always remember that more effective thermal solution will give more performance out of the SoC.

Heat spreader acts as thermal coupling device between Module and external thermal solution. Heat spreader also provides thermal coupling to SoC via gap filler for better heat exchange. Heat spreader is not a complete thermal solution by itself. Heat spreader has to be used with application specific thermal solutions like heat sinks, Chassis, fans, Heat pipes etc.

*Note: iWave supports Heat Sink/ Heat Spreader Solution for i.MX 8M Plus OSM LGA Module. For more information on Heat Sink/ Heat Spreader contact iWave support team. Do not Power On the SOM without a proper thermal solution.*

### 3.2.3 RoHS Compliance

iWave's i.MX 8M Plus OSM LGA Module is designed by using RoHS compliant components and manufactured on lead free production process.

### 3.2.4 Electrostatic Discharge

iWave's i.MX 8M Plus OSM LGA Module is sensitive to electro static discharge and so high voltages caused by static electricity could damage some of the devices on board. It is packed with necessary protection while shipping. Do not open or use the SOM except at an electrostatic free workstation.



### 3.3 Mechanical Characteristics

#### 3.3.1 i.MX 8M Plus OSM LGA Module Mechanical Dimensions

i.MX 8M Plus OSM LGA Module PCB size is 45 mm x 45 mm The i.MX 8M Plus OSM LGA Module PCB thickness is 1.2mm±0.15mm, top side maximum height component is 2.5mm (WiFi module).

## 4. ORDERING INFORMATION

The below table provides the standard orderable part numbers for different i.MX 8M Plus OSM LGA Module variants. Please contact iWave for orderable part number of higher RAM memory size or Flash memory size SOM configurations. Also, if the desired part number is not listed in below table or if any custom configuration part number is required, please contact iWave.

**Table 10: Orderable Product Part Numbers**

Product Part Number	Description	Temperature
<b>Rainbow G40M - i.MX8M Plus OSM R1.0 SOM (Industrial grade) with Wi-Fi</b>		
iW-G40M- OLPQ-4L002G-E016G-BIA	i.MX8M Plus Quad, 2GB LPDDR4, 16GB eMMC - With Wi-Fi, BT	-40°C to 85°C
iW-G40M- OLPQ-4L004G-E016G-BIA	i.MX8M Plus Quad, 4GB LPDDR4, 16GB eMMC - With Wi-Fi, BT	-40°C to 85°C
iW-G40M- OLPQ-4L008G-E032G-BIA	i.MX8M Plus Quad, 8GB LPDDR4, 32GB eMMC - With Wi-Fi, BT	-40°C to 85°C
<b>Rainbow G40M - i.MX8M Plus OSM R1.0 SOM (Industrial grade) without Wi-Fi</b>		
iW-G40M- OLPQ-4L002G-E016G-BIB	i.MX8M Plus Quad, 2GB LPDDR4, 16GB eMMC - Without Wi-Fi, BT	-40°C to 85°C
iW-G40M- OLPQ-4L004G-E016G-BIB	i.MX8M Plus Quad, 4GB LPDDR4, 16GB eMMC - Without Wi-Fi, BT	-40°C to 85°C
iW-G40M- OLPQ-4L008G-E032G-BIB	i.MX8M Plus Quad, 8GB LPDDR4, 32GB eMMC - Without Wi-Fi, BT	-40°C to 85°C

*Note: Some Product Part Numbers are subject to MOQ, please contact iWave Support Team for further information.*

*For SOM identification purpose, Product Part Number and SOM Unique Serial Number are pasted as Label with QR Code on SOM.*

## 5. APPENDIX

### 5.1.1 i.MX 8M Plus OSM Development Platform

iWave Systems supports iW-RainboW-G40DS-i.MX 8M Plus Development Platform which is targeted for quick validation of i.MX 8M Plus SoC based OSM SOM and its features. Being a PICO-ITX form factor with 100mm x 72mm size, the OSM Development Platform is highly packed with all necessary interfaces & on-board connectors to validate complete OSM supported features.



Figure 6: i.MX 8M Plus OSM Development Platform

