



DOC-0412-010, REV A

# M52210DEMO

---

Demonstration Board for Freescale MCF52210  
Hardware User Guide

# CONTENTS

- CAUTIONARY NOTES .....4**
- TERMINOLOGY.....4**
- FEATURES .....5**
- REFERENCES .....6**
- OVERVIEW .....6**
- GETTING STARTED.....7**
- SOFTWARE DEVELOPMENT .....7**
- MEMORY MAP .....7**
- DEVELOPMENT SUPPORT .....7**
  - BDM\_PORT HEADER..... 7
  - INTEGRATED BDM\_PORT..... 8
- POWER.....8**
  - POWER JACK..... 9
    - TERMINAL BLOCK*..... 10
  - CONNECTOR J1..... 10
  - POWER INDICATORS..... 10
  - POWER SWITCH..... 10
  - POWER SELECT ..... 11
    - +3.3V\_SEL..... 11
    - +5V\_SEL..... 11
    - VX\_EN..... 12
  - USB OTG POWER..... 12
    - USB MODE SELECT* ..... 13
  - BACKUP POWER ..... 13
    - VSTBY INPUT SELECT*..... 13
- RESET.....14**
  - RESET SWITCH ..... 14
  - RESET INDICATOR..... 14
- LOW-POWER MODES .....14**
- TIMING ..... 14**
- COMMUNICATIONS..... 15**
  - SCI PORT..... 15
    - COM\_EN*..... 15
    - COM CONNECTOR*..... 15
  - SPI PORT..... 16
  - IIC PORT ..... 16
- USB OTG ..... 16**
- ACCELEROMETER ..... 16**

**USER OPTIONS .....17**  
*PUSHBUTTON SWITCHES..... 17*  
*USER LED'S ..... 17*  
*POTENTIOMETER..... 18*

**I/O PORT CONNECTOR.....18**

## FIGURES

Figure 1: BDM\_PORT.....8  
 Figure 2: PWR Jack..... 10  
 Figure 3: TB1 Terminal Block ..... 10  
 Figure 4: PWR\_SW Switch..... 11  
 Figure 5: +3.3V\_SEL Option..... 11  
 Figure 6: +5V\_SEL Option..... 12  
 Figure 7. VX\_EN Option Header ..... 12  
 Figure 8: USB Mode Select ..... 13  
 Figure 9: J4 Option Header ..... 14  
 Figure 10: COM\_EN Option Header ..... 15  
 Figure 11: COM Connector..... 15  
 Figure 12: LED\_EN Option Header ..... 17  
 Figure 13: POT\_EN Option Header ..... 18  
 Figure 14: Connector J1 ..... 18

## TABLES

Table 1: ACC\_EN Option Header..... 17  
 Table 2: User Option Connections..... 17

## REVISION

Date	Rev	Comments
August 21, 2007	A	Initial Release.

## CAUTIONARY NOTES

- 1) Electrostatic Discharge (ESD) prevention measures should be used when handling this product. ESD damage is not a warranty repair item.
- 2) Axiom Manufacturing does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under patent rights or the rights of others.
- 3) EMC Information on the M52210DEMO board:
  - a) This product, as shipped from the factory with associated power supplies and cables, has been verified to meet with FCC requirements as a **CLASS B** product.
  - b) This product is designed and intended for use as a development platform for hardware or software in an educational or professional laboratory.
  - c) In a domestic environment, this product may cause radio interference in which case the user may be required to take adequate prevention measures.
  - d) Attaching additional wiring to this product or modifying the product operation from the factory default as shipped may effect its performance and cause interference with other apparatus in the immediate vicinity. If such interference is detected, suitable mitigating measures should be taken.

## TERMINOLOGY

This development board uses option selection jumpers. A jumper is a plastic shunt that connects 2 terminals electrically. Terminology for application of the option jumpers is as follows:

Jumper on, in, or installed - jumper is installed such that 2 pins are connected together.

Jumper off, out, or idle - jumper is installed on 1 pin only. It is recommended that jumpers be idled by installing on 1 pin so they will not be lost.

Cut-Trace – a circuit trace connection between component pads. The circuit trace may be cut using a knife to break the default connection. To reconnect the circuit, simply install a suitably sized 0-ohm resistor or attach a wire across the pads.


Signal names in this document that are followed by an asterisk (\*) denotes active-low signals.

# FEATURES

The M52210DEMO is a low-cost development board for the Freescale MCF52210 ColdFire microcontroller. Application development is quick and easy with the included DB9 serial cable, integrated BDM, and USB cable. A 128 MB flash-drive and 6-in-1 USB cable provide support for the integrated USB PHY. CodeWarrior Development Tools provide application development and debug support. The integrated BDM allows easy application development and debugging. An optional BDM port compatible with standard ColdFire BDM / JTAG interface cables and hosting software is also provided but not installed.

## Features:

- MCF52210 CPU, 80 LQFP
  - 64 Byte Flash
  - 16K Byte SRAM
  - USB On-The-Go (OTG) Phy
  - 4ch, DMA Controller w/ Timers
  - 2ea., 2ch Programmable Interrupt Timers
  - 4ch GPT Timers
  - Fast ADC
  - UART Serial Ports with DMA capability
  - QSPI and IIC Ports
  - 3.3V operation
- Integrated USB BDM
- Super-Cap Backup for VSTBY (not available on Rev A)
- 48 MHz XTAL
- 40 pin I/O port
- miniUSB Port
- BDM / JTAG Port (not installed)
- RS-232 Serial Port w/ DB9-S Connector
- ON/OFF Power Switch w/ LED indicator
- RESET switch w/ indicator
- Power Input Selection Jumper
  - Power Input from USB BDM
  - Power input from miniUSB
  - Power Input from on-board regulator
  - Power from terminal block
  - Power from connector J1
  - Optional Power output through connector J1
- User Features
  - 3-axis Accelerometer
  - 4 User LED's w/ enable
  - 2 User Push Switches
  - 5k ohm POT w/ enable
- Option Jumpers
  - Power Input Select
  - Optional Power Output Enable
  - BDM\_EN
  - XTAL\_EN
  - POT\_EN
  - COM\_EN
  - LED\_EN



- Connectors
  - RJ-45 Ethernet Connector
  - Type B USB connector
  - DB9 Serial Connector
  - 2.0mm Barrel Power Input
  - 2pos, screw type, terminal block
- Supplied with DB9 Serial Cable, USB cable, Ethernet Cable, Support CD, and CodeWarrior Development Studio CD

**Specifications:**

Board Size 3.0" x 4.0"

Power Input: +5 to +16 VDC, 9VDC typical

## REFERENCES

Reference documents are provided on the support CD in Acrobat Reader format.

M52210DEMO_UG.pdf	M52210DEMO User Guide (this document)
M52210DEMO_SCH_C.pdf	M52210DEMO Schematic, Rev C
M52210DEMO_Silk_C.pdf	M52210DEMO Top Silkscreen, Rev C
M52210DEMO_Assy_C.pdf	M52210DEMO Default Shunt Placement
CFPRM.pdf	ColdFire Programmers Reference Manual
USB_20_05122006.zip	USB2.0 Specification and OTG Supplement with errata

## OVERVIEW

The target MCU features an on-board USB On-the-Go (OTG) physical layer (Phy). The OTG Phy may be configured for either Host or Peripheral mode depending on the target application. The OTG protocol also allows mode switching under software control. The miniAB (MAB) connector at J2 provides access to the OTG Phy. The USB connection may be configured for either standard USB bus operation or OTG USB bus operation.

The MAB USB port connector at J2 should not be confused with the integrated USB BDM circuit connector at J301. These are 2 separate circuits and do not interact in any way. The MAB USB port provides access to the integrated USB Phy on the target MCU. The USB BDM connector allows the user to communicate with the target MCU using either CodeWarrior or P&E Microcomputer Systems debugger tools and a USB2.0 cable. Remember the distinction between the 2 USB connectors when reading this document.

The M52210DEMO provides two separate voltage rails for proper operation. The regulator at VR1 energizes the +3.3V rail for use by the target MCU and on-board logic. The regulator at VR2 energizes the +5V rail for use by the OTG USB port.

## GETTING STARTED

To get started quickly, please refer to the M52210demo Quick Start Guide. This quick start will illustrate connecting the board to a PC, installing the correct version of CodeWarrior Development Studio, and running a simple HID test program.

## SOFTWARE DEVELOPMENT

Software development requires a ColdFire assembler or compiler, a host PC running a ColdFire BDM interface, and a ColdFire BDM cable. The BDM cable has been integrated into the M52210DEMO board to simplify application development. CodeWarrior Special Edition, supplied with this board, allows the user to develop and debug application code and to program flash.

## MEMORY MAP

Refer to the MCF52211 Integrated Microcontroller Reference Manual (RM) for details. The RM may be downloaded from the Freescale web site at [www.freescale.com](http://www.freescale.com).

## DEVELOPMENT SUPPORT

Application development and debug for the target MCF52210 is supported through the BDM interface. The debug interface consists of an optional 26-pin header (BDM\_PORT) and an integrated USB BDM debugger. The BDM\_PORT header is not installed in default configuration and may be installed by the user if needed. Refer to the MCF52223 RM for details on using the Background Debug Module

Optional JTAG access is also supported through the BDM\_PORT header. To use this optional JTAG access, open the cut-trace between pin 1 and pin 2 of the BDM\_SEL option header. Install a standard 1x3, 0.1", header at location BDM\_SEL and install a shunt from pin 2 to pin 3. Refer to the MCF52223 RM ([www.freescale.com](http://www.freescale.com)) for details on using the JTAG port access.

### BDM\_PORT Header

A ColdFire compatible BDM cable may be attached to the 26-pin BDM\_PORT port header. This header is not installed in default configuration. To use this feature, simply install a 2x13, 0.1" center, pin-header. Refer to the BDM documentation, in the RM, for details on using the BDM cable. The BDM\_PORT header pin-out is shown below.

**Figure 1: BDM\_PORT**

NC	<b>1</b>	<b>2</b>	BKPT*
GND	<b>3</b>	<b>4</b>	DSCLK
GND	<b>5</b>	<b>6</b>	TCLK (JTAG)
RSTI*	<b>7</b>	<b>8</b>	DSI
VDD	<b>9</b>	<b>10</b>	DSO
GND	<b>11</b>	<b>12</b>	ALLPST
ALLPST	<b>13</b>	<b>14</b>	ALLPST
ALLPST	<b>15</b>	<b>16</b>	NC
NC	<b>17</b>	<b>18</b>	NC
NC	<b>19</b>	<b>20</b>	GND
NC	<b>21</b>	<b>22</b>	NC
GND	<b>23</b>	<b>24</b>	TCLK (BDM)
VDD	<b>25</b>	<b>26</b>	TA*

Refer to the MCF522235 Integrated Microcontroller Reference Manual for details on using the BDM\_PORT

**NOTE:** This header is not installed in default configuration.

## Integrated BDM\_PORT

The M52210DEMO board features an integrated USB BDM debugger. The integrated debugger supports application development and debugging via the background debug mode. A type B, USB connector provides connectivity between the target board and the host PC.

**NOTE:** Using the integrated USB BDM requires CodeWarrior 6.1 Special Edition or later. Development tools from P&E Microcomputer Systems also support the target MCF52210.

The integrated debugger provides power and ground to the target, thereby eliminating the need to power the board externally. Power from the integrated USB BDM is derived from the USB bus; therefore, current consumption is limited by the USB specification. Total current consumption for the target board, and any connected circuitry, must not exceed **500mA**. Excessive current drain will violate the USB specification causing the bus to disconnect. This will force a target POR.

**CAUTION:** Violating the USB specification will cause the USB bus to disconnect forcing the target to reset. Damage to the board or host PC may also result.

## POWER

The M52210DEMO has several power configurations determined by the +3V\_SEL, +5V\_Sel, VX\_EN, and MODE option headers. Using these option headers the user can configure the board for power input from the integrated USB BDM, the on-board voltage regulators, the signal interface connector at J1, or from the miniUSB connector. The board can also be configured to output power through the connector J1 or the miniUSB connector.

The M52210DEMO utilizes 2 separate voltage rail for on-board logic and USB signalling. The regulator at VR1 energizes the +3.3V rail and provides power to the target MCU and all on-



board logic. The regulator at VR2 energizes the +5V rail and provides power the OTG USB bus when the board is configured for host mode applications.

The M52210DEMO is designed to allow application development while powered from the USB BDM. A 2.0mm barrel connector and a 2-position, screw-type, terminal block (BATT) has been applied to support stand-alone operation. The board may also be powered through connector J1. Additionally, the board may be configured to supply power through connector J1 to external circuitry.

An ON/OFF switch allows the user to quickly and easily connect and disconnect the +3.3V logic voltage rail. The +5V voltage rail supplies power to the USB bus through the MAB connector at J2 only and is not affected by the position of the ON/OFF switch.

When using the integrated USB BDM, the board draws power from the USB bus. Excessive current drain will violate the USB specification causing the USB bus to disconnect forcing a POR. Total current consumption of the board and any connected circuitry, therefore, must be less than **500mA**.

#### CAUTION

USB current is limited to **500mA** maximum. Excessive current drain will cause the USB bus to disconnect causing the DEMO board to reset. This may also cause damage to the DEMO board and the host PC.

The installed barrel connector accepts a center-positive, 2.1mm barrel plug. The terminal block accepts wire sizes ranging from 28ga to 16ga. Voltage input must be in the range between +6V and +15V. At no time should input voltage exceed +15V as damage to the board may result. The terminal block input is connected directly to the upper voltage rail. Input protection is not applied on this voltage input. The user must exercise caution when using the terminal block to input power to the board.


Voltage supplied through connector J1 is also connected directly to the board voltage rails. No protection is applied on this input and the user must exercise caution when powering the board from connector J1.

#### CAUTION

Input protection is **NOT** applied to the J1 or BATT power inputs. Excessive input voltage or current will damage the board.


## Power Jack

The PWR power jack consists of a 2.1mm, center-positive, barrel connector. Voltage applied at this connector should range between +6V and +12V. Input voltage should be limited to +12VDC to prevent excessive heating of the voltage regulators.

**Figure 2: PWR Jack**


### *Terminal Block*

The TB1 terminal block is a 3.5mm, screw-type terminal block connected directly to the VDD voltage rail. This allows the use of 2 AA batteries to supply power to the board. Exercise caution when using this input since input protection is not applied. This input requires a regulated +3.3V voltage source.

**Figure 3: TB1 Terminal Block**


## Connector J1

See the schematic for details on using this connection to supply power to the board or source power from the board. This input requires a regulated +3.3V voltage source.

### CAUTION

Excessive voltage or current input at either connector J1 or terminal TB1 may damage the board.


## Power Indicators

The +3.3V LED shows when the +3.3V rail is energized. Located on the output of the ON/OFF switch, the +3.3V LED illuminates when the board is energized regardless of power input source. The +5V LED shows when the +5V rail is energized.

## POWER SWITCH


The ON/OFF switch connects and disconnects all input sources to the +3.3V rail. In the OFF position, no voltage is present on the +3.3V rail. In the ON position, the input voltage source is connected to the +3.3V rail.

**Figure 4: PWR\_SW Switch**



**CONFIGURATION**

OFF - Input power source disconnected from +3.3V rail



ON - Input power source connected to +3.3V rail

## POWER SELECT

Two option headers control input power configuration for the M52210DEMO. The +3.3V\_SEL option header selects the source of power to the +3.3V rail. The +5V\_SEL option header selects the source of power to the +5V rail. The sections below show the different configuration for each option header.

This board is designed to draw power through the USB cable connected to the integrated USB BDM. Two voltage regulators provide power the +3.3V and +5V voltage rails used on the board.

**CAUTION**

USB current is limited to **500mA** maximum. Excessive current drain will cause the USB bus to disconnect causing the DEMO board to reset. This may also cause damage to the DEMO board and the host PC.

### *+3.3V\_SEL*

The +3.3V rail may be powered from the PWR connector, the integrated USB BDM, or the miniAB USB connector. The +3.3V\_SEL option header selects between the various power inputs. The regulator at VR2 powers the +3.3V voltage rails. The figure below shows the different settings for the +3.3V\_SEL option header.

**Figure 5: +3.3V\_SEL Option**




•	•	VUSB	Selects power input from miniAB USB connector
•	•	VBDM	Selects power input from integrated USB BDM *
•	•	VIN	Selects power input from PWR connector

\* indicates default shipping configuration

### *+5V\_SEL*

The +5V rail may be powered from the PWR connector, the integrated USB BDM, or the miniAB USB connector. The +5V option header selects between the various power inputs. The regulator at VR1 powers the +5V voltage rail when input power is applied to the PWR connector. The figure below shows the different setting for the +5V option header.

**Figure 6: +5V\_SEL Option**

VUSB		Selects power input from miniAB USB connector
VBDM		Selects power input from integrated USB BDM *
VIN		Selects power input from PWR connector

\* indicates default shipping configuration

## VX\_EN



A 2-pin option header, VX\_EN, connects input J1-1 directly to the +3.3V rail. J1-3 is connected directly to the ground plane. This input requires a regulated +3.3V voltage source. This power input is decoupled to minimize noise input but is not regulated. Also, no protection is applied on this input and damage to the target board may result if over-driven. Do not attempt to power the target board through this connector while also applying power through the USB BDM or the PWR connector as damage to the board may result.

**NOTE**

Do not exceed available current from the USB BDM or the on-board regulator when sourcing power through connector J1 to external circuitry.

Power may be sourced to off-board circuitry through the J1 connector. The current limitation of the USB bus or the on-board regulator must be considered when attempting to source power to external circuitry. Excessive current drain may damage the target board, the host PC USB hub, or the on-board regulator. The figure below details the VX\_EN option header connections.

**Figure 7. VX\_EN Option Header**

	<b>ON</b>	Enable power connection to connector J1
VX_EN		
	<b>OFF</b>	Disable power connection to connector J1
VX_EN		

**CAUTION**

Do not apply power to connector J1 while also sourcing power from either the PWR connector of the USB BDM circuit. Damage to the board may result.

## USB OTG Power

The M52210DEMO may be powered from voltage input through the miniAB USB connector. The DEMO board is also designed to provide power through the miniAB connector. This allows the board to act as either Host or Peripheral.

Power output to the USB MAB connector is provided by a high-side switch located at U2. This device provides the +5V output necessary for proper operation of the bus when the board is in


host mode. The ILIM option header sets the output current limit. Current output is set to provide 100 mA.

In peripheral mode, the DEMO board may be powered from voltage input applied at the miniAB USB connector. This limits overall board operation to **500mA** maximum – see caution above. This power input drives both the +3.3V and +5V power rails. See Power section above to select this input.

### USB Mode Select

The Mode Select option header configures the DEMO board for either HOST mode functionality or Peripheral mode functionality. When set to HOST, the DEMO board will energize the VBUS output to power attached peripherals. As noted above, this output will source a maximum of 100mA. When set to Peripheral mode, the miniAB USB connector may be used to power the DEMO board.

**Figure 8: USB Mode Select**



\* default shipping configuration

## Backup Power

A 1.5F Electric Double Layer SuperCap provides for backup power in the event primary power to the board is severed. The SuperCap may be charged from either primary board power or from a 2-position terminal block at J3. The terminal block is not installed default conditions. Each input is diode protected to prevent back biasing in the event power is turned off.


CAUTION: Voltage input at terminal block J3 should not exceed 3.6 V.

The SuperCap powers the VSTBY input to the MCU during power failure incidents. The SuperCap provides sufficient charge to power the MCU for approximately 24 hrs during a power failure.

### VSTBY Input Select

Option header J4 allows the user to select the input voltage source used to charge the SuperCap. The SuperCap may be charged from the board power or from a terminal block at J3. The J3 terminal block is not installed in default configurations.

**Figure 9: J4 Option Header**



\* Default shipping configuration

## RESET

The M52210DEMO provides a RESET button, with indicator, to reset the target device. The MCF52210 also supports several internal resets. Consult the MCF522235 RM for details on all supported resets.

## RESET SWITCH

The RESET switch provides a method to apply an asynchronous reset to the MCU and is connected directly to the RSTI\* input on the MCU. Pressing the RESET switch holds RSTI\* low until the switch is released. An external pull-up on the RSTI\* line prevents spurious resets allowing normal operation.

## RESET INDICATOR

The RESET LED is connected to the RSTO\* output on the MCF52210. This LED lights when the MCU is in RESET and remains on for the duration of an asserted RSTO\* signal. RSTO\* may also be used as a general-purpose output to drive the RESET LED as needed.

## LOW-POWER MODES

The MCF52210 supports several operational modes designed to reduce power consumption. Low-power modes include Wait, Doze, Stop, and Halt. Refer to the MCF52223 RM at [www.freescale.com](http://www.freescale.com) for details on configuring and using the various low-power modes.

## TIMING

A 48MHz crystal oscillator (XTAL) provides timing for the M52210DEMO. Refer to the MCF52223 RM at [www.freescale.com](http://www.freescale.com) for details on use and configuration of the clock module.

# COMMUNICATIONS

The M52210DEMO board provides 2 SCI ports, 1 QSPI port, and 1 IIC port. RS-232 communication is supported through a DB9 (COM) connector and through connector J1. QSPI and IIC communications are supported only through connector J1. The COM\_EN option header enables SCI0 functionality between the MCU and the COM connector.

## SCI Port


An RS-232 transceiver provides RS-232 to TTL/CMOS logic level translation between the COM connector and the MCU. The COM connector is a 9-pin Dsub, right-angle connector. A ferrite bead on shield ground provides conducted immunity protection. Communication signals TXD0 and RXD0 are routed from the transceiver to the MCU. These signals are also available on connector J1. Hardware flow control signals RTS0 and CTS0 are also routed from the transceiver to the MCU. RTS is biased for correct 2-wire operation.

SCI1 signals are available on connector J1 and route directly between the MCU and connector J1. No RS-232 logic-level translation is provided on SCI1 signals.

### COM\_EN

The COM\_EN option header individually connects and disconnects SCI0 signals between the MCU and the SCI transceiver. Removing a shunt disconnects the associated signal. Installing a shunt connects the associated signal.


**Figure 10: COM\_EN Option Header**



### COM Connector

A standard 9-pin Dsub connector provides external connections for the SCI0 port. The Dsub shell is connected to board ground through a ferrite bead. The ferrite bead provides noise isolation on the RS-232 connection. The DB9 connector pin-out is shown below.

**Figure 11: COM Connector**



Female DB9 connector that interfaces to the ColdFire internal SCI1 serial port via the RS232 transceiver.

**Pins 1, 4, and 6 are connected together.**

## SPI Port

SPI signaling connects directly between connector J1 and the MCU. Refer to the MCF522235 RM at [www.freescale.com](http://www.freescale.com) for details on using the SPI interface.

## IIC Port

IIC signaling connects directly between connector J1 and the MCU. Refer to the MCF522235 RM at [www.freescale.com](http://www.freescale.com) for details on using the IIC interface.

## USB OTG

The M52210DEMO features an integrated USB On-the Go (OTG) physical layer (Phy) interface. The OTG Phy connects to an MAB connector at J2. Two option headers at DPPD and DMPD provide pull-down configuration for host mode if needed. Installing or removing both jumpers manually controls pull-down configuration. Pull-up configuration for device mode is integral to the MCF52210 MCU.

A high-side switch at U2 provides power to the USB bus when the board is configured for host mode. The ILIM option header sets the output current limit. See the USB OTG Power section above for further details.

Refer to the MCF52223 RM for additional information on using the OTG Phy. Also refer to the USB2.0 Specification and the On-the-Go Supplement to the USB2.0 Specification for additional information. The USB2.0 Specification and the OTG Supplement can be downloaded from the USB Implementers Forum (USB-IF) at [www.usb.org](http://www.usb.org). These documents are also available on the Axiom Manufacturing Support CD.

## ACCELEROMETER

The M52210DEMO applies an MMA7260Q, 3-axis accelerometer for tilt and motion-sense applications. The accelerometer supports 4 user selectable sensitivities - 1.5g / 2g / 4g / 6g. The SLEEP\* input allows the device to be placed in a low-power mode. Separate (X/Y/Z) axis readings are routed to the MCU

An option header at ACC\_EN allows the user to disconnect the accelerometer if necessary. In default configurations, this option header is not installed and a cut-trace completes the signal path. To disconnect the accelerometer, simply open the cut-trace and install a 1x3 pin-header at ACC\_EN. Install a shunt on each signal to reconnect the accelerometer. The table below shows the signal connections to the MCU.



**Table 1: ACC\_EN Option Header**

Signal	MCU Input
X	AN4
Y	AN5
Z	AN6

In default configuration, this option header is not installed. Cut-traces on the bottom of the PCB provide signal pathways. To isolate these analog inputs, simply open the cut-traces and install a 2x3, 0.1" pin header.

## USER OPTIONS

The M52210DEMO includes various input and output devices to aid application development. User I/O devices include 2 pushbutton switches, 4 green LEDs, and 1 potentiometer. The table below summarizes user option connections on the development board.

**Table 2: User Option Connections**

OPTION	MCU PORT	MCU PIN
SW1	IRQ7	58
SW2	IRQ1	56
LED1	DTIN0	22
LED2	DTIN1	23
LED3	DTIN2	18
LED4	DTIN3	19
RV1	AN0	25


### *Pushbutton Switches*

Two push button switches provide momentary, active-low input, for user applications. Pull-ups internal to the MCU must be enabled to provide error-free switch operation. Pushbutton switches SW1 and SW2 are connected to MCU I/O ports IRQ7\* and IRQ1\* respectively.

### *User LED's*

Four green LED's are provided for use in application development and debug. Each LED is configured for active-high operation. An LED\_EN option header enables indicators LED1 through LED4. A 3S buffer between the MCU port and the user LED's provides the drive current necessary to control the LED's.

**Figure 12: LED\_EN Option Header**




\* Default shipping configuration

## Potentiometer

A 5k ohm, single-turn, thumb-wheel type, potentiometer at RV1 provides continuous, variable resistance input for user applications. The output is the result of a voltage divider that changes as the thumb-wheel is turned. The potentiometer is connected between VDD and GND with the center tap providing the divider output. This center tap is connected to the MCU on input AN0. The potentiometer may be disconnected from AN0 by means of the POT\_EN option header.

**Figure 13: POT\_EN Option Header**



\* Default shipping configuration

## I/O PORT CONNECTOR

Connector J1 provides access to M52210DEMO I/O signals. Signal positions not shown are not connected (NC).

**Figure 14: Connector J1**

VDD	1	2	IRQ4*
GND	3	4	RST1*
UTXD1	5	6	RSTO*
URXD1	7	8	NC
URTS1*	9	10	AN0
UCTS1*	11	12	AN1
AN2	13	14	AN2
AN3	15	16	AN3
QSPI_DOUT	17	18	AN4
QSPI_DIN	19	20	AN5
QSPI_SCK	21	22	AN6
QSPI_CS0	23	24	AN7
UTXD0	25	26	SCL
URXD0	27	28	SDA
URTS0*	29	30	NC
UCTS0*	31	32	NC
IRQ1*	33	34	DTIN0
VRH	35	36	DTIN1
VRL	37	38	DTIN2
IRQ7*	39	40	DTIN3