CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

CONTENTS

PAGE	DESCRIPTION
01	Title, Table of Contents & Drawing Numbers
02	Block Diagram
03	KitProg2 Schematics
04	PSoC 4100S Plus
05	CapSense
06	IO Headers, BLE and Programming
07	Revision History

Drawing Numbers	
PCBA	121-60476-01
PCB	600-60476-01
FAB DRW	610-60476-01
ASSY DRW	620-60476-01
SCH DRW	630-60476-01

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : Title Page

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Wednesday, October 04, 2017 Sheet 1 of 7



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : Block Diagram

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Wednesday, October 04, 2017 Sheet 2 of 7

PSoC 5LP based KitProg2



PSoC 5LP Power

Decoupling Capacitors



KitProg2 Status LED

KitProg2 I/O headers



Voltage Monitoring



Power LED



USB Microconnector



Target Power

Target PSoC Program/ Debug Connector



I2C Interface



Mode Switch



UART Interface



KitProg2 HW Revision



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : KitProg2

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Wednesday, October 04, 2017 Sheet 3 of 7

PSoC 4100S Plus Device



Test Points*



User Interfaces



Communication Lines



I2C Pull Ups



CapSense Capacitors



Current Measurement



Voltage Distribution



ECO Crystal



WCO Crystal



Decoupling Capacitors



Reset



*All Test Points are No Load

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : PSoC 4100S

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Wednesday, October 04, 2017 Sheet 4 of 7

CapSense Slider



CapSense Slider is applicable for both Self Capacitance and Mutual Capacitance operation

Other Peripherals for CapSense Slider



CapSense Buttons



All CapSense Buttons are applicable for both Self Capacitance and Mutual Capacitance operation

Other Peripherals for CapSense Buttons



CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

CYPRESS SEMICONDUCTOR © 2017

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : CapSense

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Wednesday, October 04, 2017 Sheet 5 of 7

Programming/Debug



EZ-BLE

EZ-BLE Module





I/O Headers



*All Test Points are No Load

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit				
Page Title : IO Headers, BLE and Programming				
Size: A4	Document Number: 630-60476-01	Drawn By: NMIT	Approved By: RKAD	Rev: 04
Date: Wednesday, October 04, 2017		Sheet 6 of 7		

REVISION HISTORY

Rev	DESCRIPTION	DATE
01	Testing	08/08/2017
02	Initial Release	08/14/2017
03	Alpha Release	09/08/2017
04	Beta Release	10/4/2017

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

SCH Title : CY8CKIT-149 PSoC 4100S Plus Prototyping Kit

Page Title : Revision History

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60476-01	NMIT	RKAD	04

Date: Thursday, October 05, 2017 Sheet 7 of 7