



# PJD50N04-AU

## 40V N-Channel Enhancement Mode MOSFET

**Voltage**

**40 V**

**Current**


**50 A**

### Features

- $R_{DS(ON)}$ ,  $V_{GS}@10V$ ,  $I_D@8A < 9.5m\Omega$
- $R_{DS(ON)}$ ,  $V_{GS}@4.5V$ ,  $I_D@4A < 14m\Omega$
- High switching speed
- Improved dv/dt capability
- Low Gate Charge
- Low reverse transfer capacitance
- AEC-Q101 qualified
- Lead free in compliance with EU RoHS 2.0
- Green molding compound as per IEC 61249 standard

### Mechanical Data

- Case : TO-252AA Package
- Terminals : Solderable per MIL-STD-750, Method 2026
- Weight : 0.0104 ounces, 0.297grams



### Maximum Ratings and Thermal Characteristics ( $T_A=25^\circ C$ unless otherwise noted)

PARAMETER		SYMBOL	LIMIT	UNITS
Drain-Source Voltage		$V_{DS}$	40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	
Continuous Drain Current (Note 4)	$T_C=25^\circ C$	$I_D$	50	A
	$T_C=100^\circ C$		31	
Pulsed Drain Current (Note 1)	$T_C=25^\circ C$	$I_{DM}$	100	
Power Dissipation	$T_C=25^\circ C$	$P_D$	64.9	W
	$T_C=100^\circ C$		32.5	
Continuous Drain Current (Note 4)	$T_A=25^\circ C$	$I_D$	9.6	A
	$T_A=70^\circ C$		7.7	
Power Dissipation	$T_A=25^\circ C$	$P_D$	2.4	W
	$T_A=70^\circ C$		1.6	
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~175	$^\circ C$
Typical Thermal Resistance (Note 4,5)	Junction to Case	$R_{\theta JC}$	2.31	$^\circ C/W$
	Junction to Ambient	$R_{\theta JA}$	62.5	

- Limited only By Maximum Junction Temperature



# PJD50N04-AU

## Electrical Characteristics ( $T_A=25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	40	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.7	2.5	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=8A$	-	8	9.5	m $\Omega$
		$V_{GS}=4.5V, I_D=4A$	-	11	14	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>Dynamic</b> (Note 6)						
Total Gate Charge	$Q_g$	$V_{DS}=20V, I_D=8A,$ $V_{GS}=10V$ (Note 2,3)	-	22	-	nC
Gate-Source Charge	$Q_{gs}$		-	4.2	-	
Gate-Drain Charge	$Q_{gd}$		-	4.0	-	
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V,$ $f=1\text{MHz}$	-	1258	-	pF
Output Capacitance	$C_{oss}$		-	134	-	
Reverse Transfer Capacitance	$C_{rss}$		-	88	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{DS}=15V, I_D=1A,$ $V_{GS}=10V, R_G=3.3\Omega$ (Note 2,3)	-	13	-	ns
Turn-On Rise Time	$t_r$		-	14	-	
Turn-Off Delay Time	$t_{d(off)}$		-	45	-	
Turn-Off Fall Time	$t_f$		-	9	-	
<b>Drain-Source Diode</b>						
Maximum Continuous Drain-Source Diode Forward Current	$I_S$	---	-	-	50	A
Diode Forward Voltage	$V_{SD}$	$I_S=1A, V_{GS}=0V$	-	0.7	1	V

NOTES :

1. Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ .
2. Essentially independent of operating temperature typical characteristics.
3. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .
4. The maximum current rating is package limited.
5.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Mounted on a 1 inch<sup>2</sup> with 2oz.square pad of copper.
6. Guaranteed by design, not subject to production testing.



# PJD50N04-AU

## TYPICAL CHARACTERISTIC CURVES




Fig.1 Output Characteristics




Fig.2 Transfer Characteristics




Fig.3 On-Resistance vs. Drain Current




Fig.4 On-Resistance vs. Junction temperature




Fig.5 On-Resistance Variation with VGS




Fig.6 Source-Drain Diode Forward Voltage



# PJD50N04-AU

## TYPICAL CHARACTERISTIC CURVES




Fig.7 Gate-Charge Characteristics




Fig.8 Breakdown Voltage Variation vs. Temperature




Fig.9 Threshold Voltage Variation with Temperature




Fig.10 Capacitance vs. Drain-Source Voltage




Fig.11 Maximum Safe Operating Area




Fig.12 Normalized Transient Thermal Impedance





# PJD50N04-AU

## Part No Packing Code Version

Part No Packing Code	Package Type	Packing Type	Marking	Version
PJD50N04-AU_L2_000A1	TO-252AA	3,000pcs / 13" reel	D50N04	Halogen free

## Packaging Information & Mounting Pad Layout





## PJD50N04-AU

### Disclaimer

- Reproducing and modifying information of the document is prohibited without permission from Panjit International Inc..
- Panjit International Inc. reserves the rights to make changes of the content herein the document anytime without notification. Please refer to our website for the latest document.
- Panjit International Inc. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- Panjit International Inc. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. Panjit International Inc. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- The products shown herein are not designed and authorized for equipments relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Panjit International Inc. for any damages resulting from such improper use or sale.
- Since Panjit uses lot number as the tracking base, please provide the lot number for tracking when complaining.