6 Channels PMIC with One DCDC Converter and 5 LDOs

The NCP6915 integrated circuit is part of the ON Semiconductor mini power management IC family. It is optimized to supply battery powered portable application sub−systems such as camera function, microprocessors ... etc. This device integrates one high efficiency 600 mA Step−down DCDC converter with DVS (Dynamic Voltage Scaling) and 5 low dropout (LDO) voltage regulators in WLCSP16 package.

Features

- One DCDC Converter:
	- \bullet Peak Efficiency 96%
	- Programmable Output Voltage from 0.8 V to 2.3 V by 50 mV Steps
	- ♦ 600 mA Output Current Capability
- Five Low Noise − Low Dropout Regulators
	- ♦ Programmable Output Voltage from 1.7 V to 3.3 V for LDOs 1, 2, 3
	- ♦ Programmable Output Voltage from 1.2 V to 2.85 V for LDO 4 & 5
	- \bullet 200 mA Output Current Capability: LDO's 1, 2, 3 & 4
 \bullet 300 mA Output Current Capability: LDO 5
 \bullet 45 μVrms Low Output Noise

	Control
 \bullet 400 kHz / 3.4 MHz 1²C Control Interest
 \bullet Hardware Enable Pin

	- ♦ 300 mA Output Current Capability: LDO 5
	- 45 µVrms Low Output Noise
- Control
	- \div 400 kHz / 3.4 MHz I²C Control Interface
	- ♦ Hardware Enable Pin
	- ♦ Customizable Power up Sequencer
- Extended Input Voltage Range 2.5 V to 5.5 V
	- Support of Newest Battery Technologies
- Optimized Power Efficiency
	- 82 µA Very Low Quiescent Current at no Load
	- ♦ Dynamic Voltage Scaling on DCDC Converter
	- ♦ Regulators can be Supplied from DCDC Converter Output
- Small footprint
	- \bullet Package WLCSP16 1.56 x 1.56 mm²
	- \rightarrow DCDC Converter runs at 3.0 MHz using a 1 μ H Inductor and 10 µF Capacitor or 2.2 µH Inductor and 4.7 µF Capacitor
- This is a Pb−Free Device

Typical Applications

- Cellular Phones
- Digital Cameras
- Personal Digital Assistant and Portable Media Player
- GPS

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice.

ON Semiconductor[®]

www.onsemi.com

WLCSP16 CASE 567GF

MARKING DIAGRAM*

6915x = Specific Device Code

- $(x = A \text{ or } B)$
- = Assembly Location
- Wafer Lot
- $=$ Year

-

- = Work Week = Pb−Free Package
-

*Pb−Free indicator, "G" or microdot " -", may or may not be present.

PIN ASSIGNMENT

ORDERING INFORMATION

See detailed ordering and shipping information on page [23](#page-22-0) of this data sheet.

ROCKWAS

Table 1. PIN OUT DESCRIPTION

CONTROL AND SERIAL INTERFACE

 \sim

DCDC CONVERTER

LDO REGULATORS

Table 2. MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A.

Table 3. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. Refer to the Application Information section of this data sheet for more details.

3. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.

- 4. The R_{0CA} is dependent of the PCB heat dissipation. Board used to drive this data was a 2" x 2" NCPXXXEVB board. It is a multilayer board with 1−once internal power and ground planes and 2−once copper traces on top and bottom of the board.
- 5. The maximum power dissipation (P_D) is dependent by input voltage, maximum output current and external components selected.

$$
\mathsf{R}_{\theta\text{CA}} = \frac{125 - T_A}{\mathsf{P}_{\text{D}}} - \mathsf{R}_{\theta\text{JC}}\text{ with }\big(\mathsf{R}_{\theta\text{JA}} - \mathsf{R}_{\theta\text{JC}} + \mathsf{R}_{\theta\text{CA}}\big)
$$

Table 4. ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} = V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25$ °C and default configuration (Note [7\)](#page-6-0).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[6.](#page-6-0) Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull–up resistors R_P are connected.

[7.](#page-6-0) Refer to the Application Information section of this data sheet for more details.

Table [4](#page-3-0). ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} = V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}$ C and default configuration (Note [7\)](#page-6-0).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[6.](#page-6-0) Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels

to the V_{DD} voltage to which the pull−up resistors R_P are connected.
[7.](#page-6-0) Refer to the Application Information section of this data sheet for more details.

Table [4](#page-3-0). ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} = V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}$ C and default configuration (Note [7\)](#page-6-0).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[6.](#page-6-0) Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

[7.](#page-6-0) Refer to the Application Information section of this data sheet for more details.

Table [4](#page-3-0). ELECTRICAL CHARACTERISTICS Min & Max Limits apply for TJ up to +125°C unless otherwise specified. PVIN = V_{IN1} = V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2 V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}$ C and default configuration (Note 7).

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

7. Refer to the Application Information section of this data sheet for more details.

DETAILED DESCRIPTION

The NCP6915 is optimized to supply the different sub systems of battery powered portable applications. The IC can be supplied directly from the latest technology single cell batteries such as Lithium−Polymer as well as from triple alkaline cells. Alternatively, the IC can be supplied from a pre−regulated supply rail in case of multi−cell or mains powered applications.

The output voltage range, current capabilities and performance of the switched mode DCDC converter are well suited to supply the different peripherals in the system as well as to supply processor cores. To reduce overall power consumption of the application, Dynamic Voltage Scaling (DVS) is supported on the DCDC converter. For PWM operation, the converter runs on a local 3 MHz clock. A low power PFM mode is provided that ensures that even at low loads high efficiency can be obtained. All the switching components are integrated including the compensation networks and synchronous rectifier. Small sized 1 uH inductor and 10 uF bypass capacitor are required for typical applications.

The general purpose low dropout regulators can be used to supply the lower power rails in the application. To improve on overall application standby current, the bias current of these regulators are made very low. The regulators have two separated input supply pin to be able to connect them independently to either the system supply voltage or to the output of the DCDC converter in the application. The regulators are bypassed with a small size 1.0 uF capacitor.

The IC is controlled through the $I²C$ interface that allows to program amongst others the output voltages of the different supply rails as well as to configure its behavior. In addition to this bus, a digital hardware enable control pin (HWEN) is provided.

Under Voltage Lockout

The core does not operate for voltages below the under voltage lockout (UVLO) threshold and all internal circuitry, both analog and digital, is held in reset.

NCP6915 functionality is guaranteed down to V_{UVLO} when the battery is falling. A hysteresis is implemented to avoid erratic on / off behavior of the IC. Due to its 200 mV hysteresis, when the battery is rising, re−start is guaranteed at 2.5 V.

Thermal Shutdown

Given the output power capabilities of the on chip step down converters and low drop out regulators the thermal capabilities of the device can be exceeded. A thermal protection circuit is therefore implemented to prevent the part from damage. This protection circuit is only activated when the core is in active mode (at least one output channel is enabled). During thermal shutdown, all outputs of NCP6915 are off.

When NCP6915 returns from thermal shutdown, it can re−start in two different configurations depending on REARM[7:6] bits (\$09 register). If REARM[7:6] = 00 then NCP6915 re−starts with default register values, otherwise it re−starts with register values set prior to thermal shutdown.

In addition, a thermal warning is implemented which can inform the processor through an interrupt that NCP6915 is close to its thermal shutdown so that preventive action can be taken by software.

Active Output Discharge

By default, to prevent any disturbances on power−up sequence, output discharge is activated as soon as the input voltage is valid (upper than UVLO+ hyst).

After power up sequence and during ON state, output discharge can be independently enabled / disabled by appropriate settings in the DIS register (refer to the register definition section).

If a power down sequence, UVLO or thermal shutdown events occur, the output discharge paths are activated until the next PUS and ON state.

When the IC is turned off when VIN1 drops down below UVLO threshold, no shut down sequence is expected, all supplies are disabled and outputs turn to high impedance.

Enabling

The HWEN pin controls the device start up. If HWEN is raised, this starts the power up sequencer (PUS). If HWEN is made low, device enters in shutdown mode and all regulators will be turned off with inverted PUS of power up.

A built−in pull−down resistor disables the device if this pin is left unconnected.

When HWEN is high, the different power rails can be independently enabled / disabled by writing the appropriate bit in the ENABLE register.

Power Up Sequence and HWEN

When enabling part with HWEN pin, the part will be set with the default configuration factory programmed in the registers, if no I2C programming has been done as described in the below table.

Table 5. DEFAULT POWER UP SEQUENCER

NOTE: Additional power sequence are available. Please contact your ON Semiconductor representative for further information.

The initial power up sequence (IPUS) is described in Figure 2.

Remark 1: T2 – T1 = $2x$ 128 μ s in the default configuration. Can be reprogrammed at 128 μ s by I²C.

Remark 2: LDOs must be turned on sequentially to avoid inrush current on Vin source. So it's strongly recommended to turn them one by one, even if the default PUS sequence is changed by $I²C$.

In order to power up the circuit, the input voltage VIN1 has to rise above the VUVLO threshold. This triggers the internal core circuitry power up including:

- Internal references
- Core circuitry "Wake Up Time"
- DCDC "Bias Time"

These delays are internals and cannot be bypassed.

As the default configuration factory is programmed with disable state for the DCDC and LDOs, an $I²C$ access must be done at the end of the bias time to enable the supplies.

In addition a user programmable delay will also take place between end of Core circuitry turn on (Bias time) and Start up time: The *PowerSupplies_T*[2..0] bits of TIME register will set this user programmable delay with a 128 us resolution (note: please contact your ON Semiconductor representative for additional resolution options). The output discharge of the DCDC and LDOs are done during this time slot. NOTE: During the Bias time, the $I²C$ interface is not active during the first 50 μ s. Any I²C request to the IC during this time period will result in a NACK reply.

However, I^2C registers can be read and written while HWEN pin is still low (except blanking time of $50 \mu s$ typical). By programming the appropriate registers (see registers description section), the power up sequence default can be modified and set upon requirements (please contact your ON representative for additional PUS options)

Figure 4. Sleep Mode PUS (SMPUS)

A third turn on sequence is also available by I2C. Indeed each power supply can be turn of f/on through $I²C$ register. In this case no biasing time is required except for DCDC bias time (32 µs typical).

Figure 5. ON Mode PUS (OPUS)

Shutdown by HWEN

When HWEN is tied low, all supplies are disabled with reverted turn on sequence detailed in default Power Up Sequencer table. If different turn off sequence is required, a different programming can be done by $I²C$.

DCDC Converter

i maintaining high efficiency even at low loadings. In ¹ addition, no high frequency clock is required which The converter can operate in two modes: PWM mode and PFM mode. In PWM mode the converter operates at a fixed frequency and adapts its duty cycle to regulate to the desired output voltage. The advantage of this mode is that the EMI noise is predictable. However, at lower loadings the efficiency is degraded. In PFM mode some switching pulses are skipped to control the output voltage. This allows provides additional current savings. The switchover point between both modes is chosen depending on the supply conditions such that highest efficiency is obtained over the entire load range.

> The switch over between PWM/PFM modes can occur automatically but the switcher can be set in auto switching mode PFM / PWM by $I²C$ programming.

> A soft start is provided to limit inrush currents when enabling the converters. The soft start consists of ramping gradually the reference to the switcher.

> Additional current limitation is provided by a peak current limiter that monitors and limits the current through the inductor.

DCDC converter output voltage can be set by $I²C$

MODEDCDC bit is used to program switcher mode control

Table 6. MODEDCDC BIT DESCRIPTION

Dynamic Voltage Scaling (DVS)

Step down converters support dynamic voltage scaling (DVS). This means the output voltage can be reprogrammed based upon I2C commands to provide the different voltages required by the processor. The change between set points is managed in a smooth manner without disturbing the operation of the processor.

When programming a higher voltage, the reference of the switcher and therefore the output is raised in $50 \text{ mV} / 2.67 \text{ }\mu\text{s}$ (default) steps such that the dV/dt is controlled. When programming a lower voltage the output voltage will decrease based on the output capacitor value and the load. The DVS system makes sure that the voltage ramp down will not exceed the steps settings.

Figure 6. Dynamic Voltage Scaling Effect Timing

Programmability

DCDC converter has two different output voltages programmed by default in the DCDC_V1 and V2 bank. The DCDC output voltage can be changed from V1 to V2 with the DCDC V2/V1 bit in \$08 register.

The two DVS bits in register TIME determine ramp up time per each voltage step.

Table 8. DVS BIT DESCRIPTION

DCDC Step Down Converter and LDOs End of Turn on Sequence

To indicate the end of the power up sequence, a power good sense bit is available at the \$0A address. (SEN_PG). Sense bit is set to 0 during power up sequence and 16 x digital clock (128 us by default). The Power good sense bit is released to 1 after this sequence and trig ACK_PG interrupt. The interrupt is reset by a read or HWEN.

Figure 7. Power good behavior

Interrupt

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring). The interrupt sources include:

Table 9. INTERRUPT SOURCES

Individual bits generating interrupts will be set to 1 in the INT ACK register (I^2C read only register), indicating the interrupt source. INT ACK register is reset by an $I²C$ read. INT SEN registers (read only registers) are real time indicators of interrupt sources.

Force Register Reset

The $I²C$ registers are reset when the part is in Off Mode:

- Vin<UVLO or
- I²C and HWEN not present or
- Restart from TSD event (REARM TSD[7:6]=00, register \$09)

TYPICAL OPERATING CHARACTERISTICS

TYPICAL OPERATING CHARACTERISTICS

I 2C Compatible Interface

NCP6915 can support a subset of I^2C protocol, below are detailed introduction for $I²C$ programming.

I 2C Communication Description

ON Semiconductor communication protocol is a subset of I^2C protocol.

Figure 16. General Protocol Description

The first byte transmitted is the Chip address (with LSB bit sets to 1 for a read operation, or sets to 0 for a Write operation). Then the following data will be:

- In case of a Write operation, the register address $(QREG)$ we want to write in followed by the data we will write in the chip. The writing process is incremental. So the first data will be written in $@REG$, the second one in $@REG + 1$ The data are optional.
- In case of read operation, the NCP6915 will output the data out from the last register that has been accessed by

the last write operation. Like writing process, reading process is an incremental process.

Read out from Part

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has set:

The first WRITE sequence will set the internal pointer on the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

Transaction with Real Write then Read

1. With Stop Then Start

Write in Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg $+ 1$, Reg $+ 2$, ..., Reg $+ n$.

Write n Registers:

I 2C Address

NCP6915 has fixed I2C but different I2C address (by default \$10, 7 bit address, see below table A7~A1), NCP6915 supports 7−bit address only.

Table 10. NCP6915 I2C ADDRESS

Register Map

Table 11. REGISTERS SUMMARY

Details of the registers are in the following section.

Registers Description

Table 12. GENERAL_SETTINGS REGISTER

Table 13. BIT DESCRIPTION OF GENERAL_SETTINGS REGISTER

 \sim

Table 14. LDO1_SETTINGS REGISTER

Table 15. BIT DESCRIPTION OF LDO1_SETTINGS REGISTER

 $64 \,\mu s$, $128 \,\mu s$, $1 \,\text{ms}$, $2 \,\text{ms}$ OTP options ($128 \,\mu s$ default value)

Table 16. LDO2_SETTINGS REGISTER

Table 17. BIT DESCRIPTION OF LDO2_SETTINGS REGISTER

Table 18. LDO3_SETTINGS REGISTER

Table 19. BIT DESCRIPTION OF LDO3_SETTINGS REGISTER

Table 20. LDO1_V[4:0], LDO2_V[4:0], LDO3_V[4:0] SETTING TABLE

Table 21. LDO4_SETTINGS REGISTER

Table 22. BIT DESCRIPTION OF LDO4_SETTINGS REGISTER

Table 23. LDO5_SETTINGS REGISTER

 \bullet

Table 24. BIT DESCRIPTION OF LDO5_SETTINGS REGISTER

Table 25. LDO4_V[4:0], LDO5_V[4:0] SETTING TABLE

Table 26. DCDC_SETTINGS1 REGISTER

Table 27. BIT DESCRIPTION OF DCDC_SETTINGS1 REGISTER

Table 28. DCDC_SETTINGS2 REGISTER

Table 29. BIT DESCRIPTION OF DCDC_SETTINGS2 REGISTER

Table 30. DCDC_Vx[4:0] SETTING TABLE

*Default value: V1

Table 31. ENABLE REGISTER

Table 32. BIT DESCRIPTION OF ENABLE REGISTER

Table [32](#page-18-0). BIT DESCRIPTION OF ENABLE REGISTER

Table 33. PULLDOWN REGISTER

Table 34. BIT DESCRIPTION OF PULLDOWN REGISTER

Table 35. STATUS REGISTER

Table 36. BIT DESCRIPTION OF STATUS REGISTER

Table 37. INTERRUPT_ACK REGISTER

Table 38. BIT DESCRIPTION OF INTERRUPT_ACK REGISTER

NOTE: SEN_PUS rising edge appears (16) x 128us (default) after HWEN rising edge.

DEMOBOARD INFORMATIONS

Figure 20. Demoboard Schematic

COMPONENTS SELECTION

Inductor Selection

The inductance of the inductor is determined by given peak-to-peak ripple current I_{L_PP} of approximately 20% to 50% of the maximum output current I_{OUT MAX} for a trade−off between transient response and output ripple. The inductance corresponding to the given current ripple is:

$$
\underbrace{V_{IN} - V_{OUT}) \cdot V_{OUT}}_{V_{IN} \cdot f_{SW} \cdot I_{L_PP}}
$$

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$
I_{L_MAX} = I_{OUT_MAX} + \frac{I_{L_PP}}{2}
$$

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table 39 shows recommended.

Table 39. INDUCTOR SELECTION

Table 40. BOARD COMPONENTS DESCRIPTION

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

All other brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage
may be accessed at <u>www.onsemi.com/sit</u> ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer
is responsible for its pro for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices
intended for implantation in the hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was
negligent regarding the design or manu laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 **Japan Customer Focus Center**

Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

◊