Intelligent Power Module (IPM), 650 V, 50 A

NFAM5065L4BT

General Description

The NFAM5065L4BT is a fully-integrated inverter power module consisting of an independent High side gate driver, LVIC, six IGBT's and a temperature sensor (VTS or Thermistor (T)), suitable for driving permanent magnet synchronous (PMSM) motors, brushless DC (BLDC) motors and AC asynchronous motors. The IGBT's are configured in a three-phase bridge with separate emitter connections for the lower legs for maximum flexibility in the choice of control algorithm.

The power stage has under voltage lockout protection (UVP). Internal boost diodes are provided for high side gate boost drive.

Features

- Three-phase 650 V, 50 A IGBT Module with Independent Drivers
- Active Logic Interface
- Built-in Undervoltage Protection (UVP)
- Integrated Bootstrap Diodes and Resistors
- Separate Low-side IGBT Emitter Connections for Individual Current Sensing of Each Phase
- Temperature Sensor (VTS or Thermistor (T))
- UL1557 Certified (File No.339285)
- This Device is Pb-Free and RoHS Compliant

Typical Applications

- Industrial Drives
- Industrial Pumps
- Industrial Fans
- Industrial Automation





Figure 1. Application Schematic



ON Semiconductor®

www.onsemi.com



DIP39 54.5 x 31.0 CASE MODGC

MARKING DIAGRAM



Device marking is on package top side

| NFAM5065L4BT | = Specific Device Code |
|--------------|------------------------|
| ZZZ | = Assembly Lot Code |
| Α | = Assembly Location |
| T | = Test Location |
| Υ | = Year |
| WW | = Work Week |

ORDERING INFORMATION

| Device | Package | Shipping |
|--------------|-----------------------------------|----------|
| NFAM5065L4BT | DIP39 54.5 x 31.0 (Pb-Free) | 90 / Box |

APPLICATION SCHEMATIC




Figure 2. Application Schematic - Adjustable Option

BLOCK DIAGRAM




Figure 3. Equivalent Block Diagram

PIN FUNCTION DESCRIPTION

| Pin | Name | Description |
|------|---------|--|
| 1 | VS(U) | High-Side Bias Voltage GND for U phase IGBT Driving |
| (2) | - | Dummy |
| 3 | VB(U) | High-Side Bias Voltage for U phase IGBT Driving |
| 4 | VDD(UH) | High-Side Bias Voltage for U phase IC |
| (5) | - | Dummy |
| 6 | HIN(U) | Signal Input for High-Side U Phase |
| 7 | VS(V) | High-Side Bias Voltage GND for V phase IGBT Driving |
| (8) | _ | Dummy |
| 9 | VB(V) | High-Side Bias Voltage for V phase IGBT Driving |
| 10 | VDD(VH) | High-Side Bias Voltage for V phase IC |
| (11) | _ | Dummy |
| 12 | HIN(V) | Signal Input for High-Side V Phase |
| 13 | VS(W) | High-Side Bias Voltage GND for W phase IGBT Driving |
| (14) | _ | Dummy |
| 15 | VB(W) | High-Side Bias Voltage for W phase IGBT Driving |
| 16 | VDD(WH) | High-Side Bias Voltage for W phase IC |
| (17) | _ | Dummy |
| 18 | HIN(W) | Signal Input for High-Side W Phase |
| (19) | _ | Dummy |
| 20 | VTS | Voltage Output for LVIC Temperature Sensing Unit |
| 21 | LIN(U) | Signal Input for Low-Side U Phase |
| 22 | LIN(V) | Signal Input for Low-Side V Phase |
| 23 | LIN(W) | Signal Input for Low-Side W Phase |
| 24 | VFO | Fault Output |
| 25 | CFOD | Capacitor for Fault Output Duration Selection |
| 26 | CIN | Input for Current Protection |
| 27 | VSS | Low-Side Common Supply Ground |
| 28 | VDD(L) | Low-Side Bias Voltage for IC and IGBTs Driving |
| (29) | _ | Dummy |
| (30) | - | Dummy |
| 31 | NW | Negative DC-Link Input for U Phase |
| 32 | NV | Negative DC-Link Input for V Phase |
| 33 | NU | Negative DC-Link Input for W Phase |
| 34 | W | Output for U Phase |
| 35 | V | Output for V Phase |
| 36 | U | Output for W Phase |
| 37 | Р | Positive DC-Link Input |
| 38 | VTH | Thermistor Bias Voltage (T) / Not connection |
| 39 | RTH | Series Resister for Thermistor (Temperature Detection) *optional for T |

Pins of () are the dummy for internal connection. These pins should be no connection.

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C) (Note 2)

| Symbol | Rating | Conditions | Value | Unit |
|------------------|--|---|-------------|------|
| VPN | Supply Voltage | P–NU, NV, NW | 450 | V |
| VPN(surge) | Supply Voltage (Surge) | P-NU, NV, NW (Note 3) | 550 | V |
| VPN(PROT) | Self Protection Supply Voltage Limit (Short–Circuit Protection Capability) | VDD = VBS = 13.5 V \sim 16.5 V, T _J = 150°C, VCES < 650 V, Non–Repetitive, < 2 μ s | 400 | V |
| Vces | Collector-emitter voltage | | 650 | V |
| VRRM | Maximum Repetitive Revers Voltage | | 650 | V |
| ±lc | Each IGBT Collector Current | | ±30 | Α |
| lop | Output current (peak) | PWM control | ±50 | Α |
| ±lcp | Each IGBT Collector Current (Peak) | Under 1 ms Pulse Width | ±100 | А |
| VDD | Control Supply Voltage VDD(UH,VH,WH), VDD(L)-VSS | | -0.3 to 20 | V |
| VBS | High-Side Control Bias voltage | VB(U)-VS(U), VB(V)-VS(V), VB(W)-VS(W) | -0.3 to 20 | V |
| VIN | Input Signal Voltage | HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W)-VSS | -0.3 to VDD | V |
| VFO | Fault Output Supply Voltage | VFO-VSS | -0.3 to VDD | V |
| IFO | Fault Output Current | Sink Current at VFO pin | 2 | mA |
| VCIN | Current Sensing Input Voltage | CIN-VSS | -0.3 to VDD | V |
| Pc | Corrector Dissipation | Per One Chip | 125 | W |
| TJ | Operating Junction Temperature | | -40 to +150 | °C |
| Tstg | Storage temperature | | -40 to +125 | °C |
| Tc | Module Case Operation Temperature | | -40 to +125 | °C |
| V _{ISO} | Isolation voltage | 60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate | 2500 | Vrms |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

| Symbol | Rating | Conditions | Min | Тур | Max | Unit |
|------------------------|--------------------------|-------------------------------------|-----|-----|-----|------|
| R _{th(j-c)Q} | Junction-to-Case Thermal | Inverter IGBT Part (per 1/6 module) | - | - | 1.0 | °C/W |
| R _{th(j-c)} F | Resistance | Inverter FWD Part (per 1/6 module) | - | - | 1.7 | °C/W |

^{4.} Refer to <u>ELECTRICAL CHARACTERISTICS</u>, <u>RECOMMENDED OPERATING RANGES</u> and/or APPLICATION INFORMATION for Safe Operating parameters.

Refer to <u>ELECTRICAL CHĂRACTERISTICS</u>, <u>RECOMMENDED OPERATING RANGES</u> and/or APPLICATION INFORMATION for Safe Operating parameters.

^{3.} This surge voltage developed by the switching operation due to the wiring inductance between P and NU, NV, NW terminal.

RECOMMENDED OPERATING CONDITIONS (Note 5)

| Symbol | Rating | Cond | itions | Min | Тур | Max | Unit |
|-------------------------|--------------------------------|---|--|------|-----|------|------|
| VPN | Supply Voltage | P–NU, NV, NW | | _ | 300 | 400 | V |
| VDD | Gate Driver Supply | VDD(UH,VH,WH) | , VDD(L)-VSS | 13.5 | 15 | 16.5 | V |
| VBS | Voltages | VB(U)-VS(U), VB(VB(W)-VS(W) | VB(U)-VS(U), VB(V)-VS(V), VB(W)-VS(W) | | 15 | 18.5 | V |
| dVDD / dt, dVBS / dt | Supply Voltage Variation | | | -1 | - | 1 | V/μs |
| fPWM | PWM Frequency | | | 1 | - | 20 | kHz |
| DT | Dead Time | Turn-off to Turn-on (external) | | 1.5 | - | - | μS |
| lo | Allowable r.m.s. Current | VPN = 300 V, VDD = 15 V, P.F. = 0.8 | f _{PWM} = 5 kHz | - | - | 30.0 | Arms |
| | | Tc ≤ 125°C, Tj ≤ 150°C (Note 5) | f _{PWM} = 15 kHz | - | - | 21.2 | |
| PWIN (on) | Allowable Input Pulse Width | 200 V ≤ VPN ≤ 400 V 13.5 V ≤ VDD ≤ 16.5 V 13.0 V ≤ VBS ≤ 18.5 V -20°C ≤ Tc ≤ 100°C | | 1.0 | - | - | μs |
| PWIN (off) | | | | 1.5 | _ | - | |
| _ | Package Mounting Torque | M3 type screw | | 0.6 | 0.7 | 0.9 | Nm |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Allowable r.m.s current depends on the actual conditions.

ELECTRICAL CHARACTERISTICS (T_C = 25°C, VDD = 15 V, VBS = 15 V, unless otherwise specified.) (Note 7)

| Symbol | Parame | ter | Test Conditions | Min | Тур | Max | Unit |
|-----------|--------------------------------|-----------|--|------|------|------|------|
| NVERTERSE | CTION | | | | | | |
| Ices | Collector-Emitter L | eakage | Vce = Vces, T _J = 25°C | _ | _ | 1 | mA |
| | Current | | Vce = Vces, T _J = 150°C | _ | - | 10 | mA |
| VCE(sat) | Collector-Emitter S Voltage | aturation | VDD = VBS = 15 V, IN = 5 V Ic = 50 A, T _J = 25°C | - | 1.65 | 2.30 | V |
| | | | VDD = VBS = 15 V, IN = 5 V Ic = 50 A, T _J = 150°C | - | 1.85 | - | V |
| VF | FWDi Forward Volt | tage | IN = 0 V, Ic = 50 A, T _J = 25°C | _ | 2.00 | 2.40 | V |
| | | | IN = 0 V, Ic = 50 A, T _J = 150°C | _ | 2.00 | - | V |
| ton | Switching Times | High Side | VPN = 300 V, VDD(H) = VDD(L) = 15 V Ic = 50 A, T_J = 25°C, IN = 0 \leftrightarrow 5 V Inductive Load | 0.90 | 1.50 | 2.10 | μS |
| tc(on) | | | | _ | 0.40 | 0.70 | μS |
| toff | | | | _ | 1.80 | 2.40 | μS |
| tc(off) | | | | _ | 0.25 | 0.75 | μS |
| trr | | | | _ | 0.25 | - | μS |
| ton | | Low Side | VPN = 300 V, VDD(H) = VDD(L) = 15 V | 0.90 | 1.50 | 2.10 | μS |
| tc(on) | | | Ic = 50 A, $T_J = 25^{\circ}$ C, IN = 0 \leftrightarrow 5 V Inductive Load | _ | 0.30 | 0.60 | μS |
| toff | | | | _ | 1.70 | 2.30 | μS |
| tc(off) | | | | _ | 0.25 | 0.75 | μs |
| trr | | | | _ | 0.25 | _ | μS |

^{6.} Flatness tolerance of the heatsink should be within –50 μ m to +100 μ m.

ELECTRICAL CHARACTERISTICS (T_C = 25°C, VDD = 15 V, VBS = 15 V, unless otherwise specified.) (Note 7) (continued)

| Symbol | Parameter | Test Condition | ons | Min | Тур | Max | Unit |
|------------------|---|---|---|-------|-------|----------|------|
| RIVER SECT | TON | • | | - | - | <u> </u> | |
| IQDDH | Quiescent VDD Supply Current | VDD(UH,VH,WH) = 15 V, HIN(U,V,W) = 0 V | VDD(UH)-VSS VDD(VH)-VSS VDD(WH)-VSS | - | - | 0.30 | mA |
| IQDDL | 1 | VDD(L) = 15 V, LIN(U,V,W) = 0 V | VDD(L)-VSS | - | - | 3.50 | mA |
| IPDDH | Operating VCC Supply Current | VDD(UH,VH,WH) = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High-Side | VDD(UH)-VSS VDD(VH)-VSS VDD(WH)-VSS | - | - | 0.40 | mA |
| IPDDL | | VDD(L) = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low-Side | VDD(L)-VSS | - | - | 6.00 | mA |
| IQBS | Quiescent VBS Supply Current | VBS = 15 V, HIN(U,V,W) = 0 V | VB(U)-VS(U) VB(V)-VS(V) VB(W)-VS(W) | _ | - | 0.30 | mA |
| IPBS | Operating VBS Supply Current | VDD = VBS = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High-Side | VB(U)-VS(U) VB(V)-VS(V) VB(W)-VS(W) | - | - | 5.00 | mA |
| VIN(ON) | ON Threshold Voltage | HIN(U,V,W)-VSS, LIN(U,V,W | HIN(U,V,W)-VSS, LIN(U,V,W)-VSS | | _ | 2.6 | V |
| VIN(OFF) | OFF Threshold Voltage | | | 0.8 | _ | - | V |
| VCIN(ref) | Short Circuit Trip Level | VDD = 15 V, CIN-VSS | | 0.46 | 0.48 | 0.50 | V |
| UVDDD | Supply Circuit | Detection Level | | 10.3 | _ | 12.5 | V |
| UVDDR | Under-Voltage Protection | Reset Level | | 10.8 | _ | 13.0 | V |
| UVBSD | 7 | Detection Level | | 10.0 | - | 12.0 | V |
| UVBSR | 1 | Reset Level | | 10.5 | _ | 12.5 | V |
| VTS | Voltage Output for LVIC Temperature Sensing Unit | VTS-VSS = 10 nF, Temp. = 2 | :5°C | 0.905 | 1.030 | 1.155 | V |
| VFOH | Fault Output Voltage | VDD = 0 V, CIN = 0 V, VFO Circuit: 10 kΩ to 5 V Pull-up | | 4.9 | - | - | V |
| VFOL | | VDD = 0 V, CIN = 1 V, VFO Circuit: 10 kΩ to 5 V Pull-up | | - | - | 0.95 | V |
| t _{FOD} | Fault-Output Pulse Width | CFOD = 22 nF | | 1.6 | 2.4 | - | ms |
| OOTSTRAP | SECTION | | | | _ | | |
| VF | Bootstrap Diode Forward Voltage | If = 0.1 A | If = 0.1 A | | 4.6 | 5.8 | V |
| RBOOT | Built-in Limiting Resistance | | | 30 | 38 | 46 | Ω |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

 ^{8.} The fault-out pulse width t_{FOD} depends on the capacitance value of CFOD according to the following approximate equation: t_{FOD} = 0.1 × 10⁶ × CFOD (s).
 9. Values based on design and/or characterization.

Temperature of LVIC versus VTS Characteristics




Figure 4. Temperature of LVIC versus VTS Characteristics

Table 1. THERMISTOR CHARACTERISTICS (INCLUDED ONLY IN NFAM5060L4BT)

| Parameter | Symbol | Condition | Min | Тур | Max | Unit |
|----------------------|------------------|------------|--------|-------|--------|------|
| Resistance | R ₂₅ | Tc = 25°C | 46.530 | 47 | 47.47 | kΩ |
| Resistance | R ₁₂₅ | Tc = 100°C | 1.344 | 1.406 | 1.471 | kΩ |
| B-Constant (25-50°C) | - | В | 4009.5 | 4050 | 4090.5 | K |
| Temperature range | - | - | -40 | - | +125 | °C |




Figure 5. Thermistor Resistance versus Case Temperature




MINI DIP39, 31.0x54.5 **CASE MODGC ISSUE A**

DATE 19 MAR 2019

E2 **E3**

NOTES


- DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- ASML Y14.3M, 2009.
 CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION to and c APPLY TO THE PLATED LEADS
 AND ARE MEASURED BETWEEN 1.00 AND 2.00
 FROM THE LEAD TIP.





| A 12:20 12:7 13. A1 1.00 1.50 2.0 A2 5.50 5.60 5.7 A3 2.00 REF A4 1.55 REF A5 3.10 REF b 0.90 1.00 1.1 b1 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 REF c 0.50 REF | | MI | MILLIMETERS | | | |
|---|-----|-----------|-------------|-------|--|--|
| A1 1.00 1.50 2.0 A2 5.50 5.60 5.7 A3 2.00 REF A4 1.55 REF A5 3.10 REF b 0.90 1.00 1.11 b1 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54.40 D3 33.25 REF D4 8.00 REF | DIM | MIN. | NDM. | MAX. | | |
| A2 5.50 5.60 5.7 A3 2.00 REF A4 1.55 REF B 0.90 1.00 1.1 B1 1.90 2.00 2.1 B2 0.40 0.50 0.6 B3 1.40 1.50 1.6 C 0.50 REF D 54.40 54.50 54.6 B3 39.25 REF D 3 39.25 REF D 8.00 REF | A | 12.20 | 12.7 | 13.2 | | |
| A3 2.00 REF A4 1.55 REF A5 3.10 REF b 0.90 1.00 1.1 b1 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54.4 D3 39.25 REF D4 0.00 REF | A1 | 1.00 | 1.50 | 2.00 | | |
| A4 1.55 REF A5 3.10 REF b 0.90 1.00 1.11 bit 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54.40 D3 39.25 REF D4 8.00 REF | A2 | 5.50 | 5.60 | 5.70 | | |
| A5 3.10 REF b 0.90 1.00 1.11 b1 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.0 54.0 54.0 D3 39.25 REF D4 8.00 REF | A3 | | 2.00 REF | | | |
| b 0.90 1.00 1.1 bi 1.90 2.00 2.1 bi 0.40 0.50 0.6 bi 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54. Di 39.25 REF D4 8.00 REF | A4 | | 1.55 REF | • | | |
| b1 1.90 2.00 2.1 b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54.4 D3 39.25 REF D4 8.00 REF | A5 | | 3.10 REF | | | |
| b2 0.40 0.50 0.6 b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 \$4.4 B3 39.25 REF D4 8.00 REF | ь | 0.90 | 1.00 | 1.10 | | |
| b3 1.40 1.50 1.6 c 0.50 REF D 54.40 54.50 54.4 D3 39.25 REF D4 8.00 REF | lo1 | 1.90 | 2.00 | 2.10 | | |
| C 0.50 REF D 54.40 54.50 54.6 D3 39.25 REF D4 8.00 REF | b2 | 0.40 | 0.50 | 0.60 | | |
| D 54.40 54.50 54.6 D3 39.25 REF D4 8.00 REF | b3 | 1.40 | 1.50 | 1.60 | | |
| D3 39.25 REF D4 8.00 REF | c | | 0.50 REF | | | |
| D4 8.00 REF | D | 54.40 | 54.50 | 54.60 | | |
| | D3 | | 9.25 RE | F | | |
| D5 22.00 REF | D4 | 8.00 REF | | | | |
| | D5 | 22.00 REF | | | | |
| D6 24.00 REF | D6 | 24.00 REF | | | | |
| D7 21.85 REF | D7 | 21.85 REF | | | | |
| D8 23.85 REF | D8 | - E | 3.85 RE | F | | |
| | | | | | | |

DETAIL A

| | MILLIMETERS | | | | |
|-----|-------------|-----------|-------|--|--|
| DIM | MIN. | NDM. | MAX. | | |
| Ε | 30.90 | 31.00 | 31.10 | | |
| E1 | | 3.50 RE | F | | |
| E2 | ű | 26.14 REI | -1 | | |
| E3 | 1 | 2.35 REI | F | | |
| E4 | | 8.00 REF | | | |
| E5 | 35.40 | 35.90 | 36.40 | | |
| e | | 2.81 REF | | | |
| e1 | 7.62 BSC | | | | |
| e2 | 6.60 BSC | | | | |
| e3 | 3.30 BSC | | | | |
| e4 | 5.35 REF | | | | |
| e5 | 6.10 BSC | | | | |
| e6 | | 8.02 REF | | | |
| e7 | | 1.78 BSC | : | | |
| e8 | _ | 0.35 REI | | | |
| e9 | 10.25 REF | | | | |
| e10 | 3.60 REF | | | | |
| e11 | 1.00 REF | | | | |
| e12 | 0.89 BSC | | | | |
| F | 3.20 | 3.30 | 3.40 | | |
| F1 | 1.40 | 1.50 | 1.60 | | |
| L | | 5.60 REF | | | |







GENERIC MARKING DIAGRAM*

XXXXXXXXXXXXXXXXX **ZZZATYWW**

XXXXX = Specific Device Code

= Assembly Lot Code

ΑT = Assembly & Test Location = Year = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " • ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON91300G | Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|-----------------------|---|-------------|--|--|
| DESCRIPTION: | MINI DIP39, 31.0x54.5 | | PAGE 1 OF 1 | | |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

\/\/\/

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative