User's Guide ADC366xEVM Evaluation Module

TEXAS INSTRUMENTS

Abstract

This user's guide describes the characteristics, operation, and use of the ADC366x evaluation module (EVM). This user's guide discusses how to set up and configure the software and hardware, and reviews various aspects of the program operation. Throughout this document, the terms evaluation board, evaluation module, and EVM are synonymous with the ADC366xEVM. In the following sections of this document, the ADC366x evaluation board is referred to as the EVM and the ADC366x devices are referred to as the ADC devices, respectively. This document applies only to the ADC3663EVM and ADC3662EVM.

Table of Contents

Abstract	1
1 Introduction	2
2 Equipment	2
2.1 ADC366xEVM Functionality	2
2.2 Evaluation Board Feature Identification Summary	4
2.3 Required Equipment	
3 Setup Procedure	
3.1 Install High-Speed Data Converter (HSDC) Pro Software	
3.2 Install ADC35XXEVM GUI 1.0 Software	
3.3 Connect the ADC366xEVM and TSW1400EVM	
3.4 Connect the Power Supply and Mini-USB Connections	
3.5 Connect the Clocks and Analog Input	
4 ADC GUI Configuration	<mark>8</mark>
4.1 Bypass Mode	9
4.2 Real Decimation Mode	13
4.3 Complex Decimation Mode	16
5 Onboard Clocking Hardware Setup	19
5.1 Onboard Clocking: Hardware Modfications	
5.2 Onboard Clock: ADC35XX GUI Real Decimation Mode	22
6 FDA Configuration	23
7 ADC36xxEVM Power Monitor	25
8 Test Pattern	



1 Introduction

The ADC366xEVM is an evaluation board used to evaluate the ADC366x analog-to-digital converters (ADC) from Texas Instruments. The ADC366x uses a serial LVDS interface to output the digital data. The serialized LVDS interface supports output rates to 1 Gbps. The ADC366x can be operated in 'oversampling + decimating' mode using the internal decimation filter in order to improve the dynamic range and relax external anti-aliasing filter.

The ADC366xEVM is equipped with the following features:

- Transformer and FDA coupled analog inputs
- CDCE6214 clocking solution for on-board clocking
- · Transformer coupled or single-ended clock inputs
- INA226 current shunt monitors for evaluating power consumption
- Power over mini-USB
- FMC connector

By default, the EVM is configured to receive external inputs for the sampling clock and analog input via ACcoupled, transformer (balun) inputs. These transformers perform single-ended to differential conversion, and provide a low noise/distortion passive input.

To exercise the full performance capabilities of this high performance SAR ADC, it is recommended to evaluate the ADC in the default configuration, and then evaluate in other configurations (like onboard clocking or FDA input), as required.

2 Equipment

This hardware setup procedure is written with the intent to use external clocking (sample clock and DCLKIN) and transformer coupled analog inputs. Using onboard clocking and FDA driven analog inputs is an option, and instructions are provided toward the end of this document to make the required hardware/software modifications.

2.1 ADC366xEVM Functionality

The ADC366xEVM receives power from the USB 2.0, +5 V rail, and is then converted to +3.3 VDC and +1.8 VDC. The ADC receives +1.8 VDC from the TPS62231 DC-DC converter. The power consumption of the 1.8 V rail can be monitored (using the INA226) in the ADC35xxEVM GUI. USB-to-SPI communication is established using the FTDI (FT4234H). The ADC clocks can be supplied externally or from the onboard PLL/Distributor CDCE6214 (high quality external clocks are used to acheive best AC performance). The analog input can be AC coupled through the Balun (ADT1-6T+) input, or DC (or AC) coupled with the onboard FDA (THS4541). The analog input is 3.2 Vpp, and is driven a -1 dBFS (~2.8 Vpp) in all examples in this user's guide.

The ADC366x family has a +1.6 V voltage reference (VREF), and can be supplied internally or externally. By default, the EVM is configured to supply an external voltage reference using the REF3318 (divided down to +1.6 V) and the OPA837 high speed amplifier to drive the voltage reference. At any time, the VREF can be changed to internal reference by SPI write.

The ADC366x family uses an unbuffered analog input, so a glitch filter is required to attenuate the ADC sampling glitch from when the sampling capacitors switch (sample/hold). The glitch filter acts as a low pass filter with an corner frequency (Fc) at 30 MHz (accepts DC to 30 MHz).

The ADC366xEVM LVDS output data is routed to an FMC connector, and then connected to the LVDS Interposer card. This interposer card then maps to the TSW1400EVM HSMC connector in order to capture the ADC366xEVM SLVDS clock and data signals.






Figure 2-1. ADC36xxEVM block diagram: Balun input




Figure 2-2. ADC36xxEVM block diagram: FDA input

TEXAS INSTRUMENTS www.ti.com

2.2 Evaluation Board Feature Identification Summary




Figure 2-3. ADC366xEVM Feature Identification

Ensure that jumper J16 is shunted in the 2-3 position. This allows 5 V to be supplied to the ADC366xEVM through the mini-USB connector.

If an external 5-V supply is desired, J16 must be shunted in the 1-2 position, and the external 5 V can be connected to the test point labeled "+5 EXT". The USB data connection is still connected for SPI communications.

J13 is tied to the REFBUF pin. It can be left floating, or can be tied to 1.8 V (shunt pins 2-3) for normal operation.

J14 is tied to the PDN/SYNC pin. It can be left floating for tied to ground (shunt pins 1-2) for normal operation. To power down the ADC, tied to 1.8 V (shunt pins 2-3). The ADC may also be powered down via SPI.






Figure 2-4. LVDS Interposer

2.3 Required Equipment

- The following equipment is included in the EVM evaluation kit:
 - ADC366xEVM Evaluation board (EVM)
 - LVDS FPGA Interposer Card
 - Mini-USB cable

The following equipment is not included in the EVM evaluation kit, but is required for evaluation of this EVM:

- TSW1400EVM data capture board and related items
- HSDC Pro software
- PC running Microsoft[®] Windows[®] 7, or 10
- One low-noise signal generator for the analog input (If using onboard clock option, no additiona signal generators are required).
- Two low-noise signal generators for the sample clock and DCLKIN. (These two signal generators must share the same reference frequency).

TI recommends the following generators:

- Rohde & Schwarz SMA100A
- Rohde & Schwarz SMA100B

A bandpass filter is required for the analog input signal due to most signal generators addition of phase noise or spurious components. A bandpass filter should also be used for the sample clock input. The DCLKIN input does not require a bandpass filter. If bandpass filters are not used, then the true performance of the ADC may not be seen clearly, and is limited by the performance of the signal generators being used.

The following recommended bandpass filter have:

- Bandpass filter, greater than or equal to 60-dB harmonic attenuation, less than or equal to 5% bandwidth, greater than 18-dBm power, less than 5-dB insertion loss
- Signal-path cables, SMA

3 Setup Procedure

This Setup Procedure will detail how to setup the ADC366xEVM hardware and software GUI required for evaluation using external sample and DCLKIN clocks. The clock rates in the following steps apply specifically to the ADC3663EVM, but example clock rates are provided for other EVM variants.

3.1 Install High-Speed Data Converter (HSDC) Pro Software

Download the most recent version of the HSDC Pro software. Launch the executable, and accept the default installation options.

3.2 Install ADC35XXEVM GUI 1.0 Software

Download the ADC35XXEVM GUI 1.0 software from the EVM tool folder at ADC3663EVM.

Extract and run the executable file, and accept the default installation options.

3.3 Connect the ADC366xEVM and TSW1400EVM

Connect the ADC366xEVM FMC connector to J4 of the LVDS Interposer Card.

Connect J5 of the LVDS Interposer Card to J1 of the TSW1400EVM.




Figure 3-1. ADC366xEVM Complete Setup (external clocks)

3.4 Connect the Power Supply and Mini-USB Connections

Use the following steps to connect the power supply and mini-USB connections:

- 1. Connect the power cable to the TSW1400EVM at 5-V (minimum 3 A) power supply. Place the power switch (SW7) to the "On" position.
- 2. Connect the mini-USB cable to the TSW1400EVM (J2).
- 3. Connect the mini-USB cable to the ADC366xEVM (J16).

3.5 Connect the Clocks and Analog Input

Use the following steps to connect the external ADC clocks and analog input. If onboard clocking is to be used, follow the instructions in the section Onboard Clocking Hardware Setup.

The clock frequencies shown below are for the power on/default settings (bypass mode/non-decimation) for the ADC3663EVM, but the physical connections and signal power levels will remain the same for all ADC modes.

- For the sample clock (ADC3663EVM), set a signal generator to 65 MHz at a power level of +10 dBm. Connect to the SMA connector J4. A bandpass filter for the sample clock is recommended for best AC performance of the ADC366xEVM.
- For the DCLKIN clock (ADC3663EVM), set a signal generator to 260 MHz at a power level of +10 dBm. A bandpass filter is not required for the DCLKIN clock.

External ADC sampling clock source and DCLKIN source must be frequency locked. If this is not performed, the captured data will appear scrambled. If using the onboard clocking option, the sampling clock and DCLKIN are frequency locked.

For the analog input, set a signal generator to 5 MHz at a power level of ~ +15 dBm. A bandpass filter is
required to reduce harmonic and phase noise effects of the signal generator.

7

4 ADC GUI Configuration

A hardware reset should be performed before programming the ADC by toggling the push button switch S1. Also, a software reset may be performed at any time to reset the ADC registers to their default state.

🔛 ADC35XX EVM GUI	- 🗆 X
REFBUF Voltag VREF AIN ADC BIN DC CLK Analog Inputs	Digital Downconverter Digital Features
Output Info Device Var ACC3660 2 Wire CDC Clock Fs (MH2) DCLKIN (1	V 16 bit VDDA (mA) 65.6 DDC IOVDD (mA) * 11.5 Bypass Power (mW) 138.5 Enable * with 10pF load 25M Measure Power
Address Ox000 Write Data Cx00 Write Data Cx00 Write Register Read Regis Read Read Regis Read R	ter Writing register 0x32 to 0x00 Writing register 0x33 to 0x00 Writing register 0x34 to 0x00 Writing register 0x26 to 0x20 Writing register 0x26 to 0x20 Writing register 0x26 to 0x20 Writing register 0x26 to 0x0

Figure 4-1. ADC35xx Software Reset



4.1 Bypass Mode

The following steps show how to configure the ADC366xEVM in Bypass mode with external sample clock and DCLKIN. These instructions show how to configure the ADC3663EVM, but apply to other EVM variants as well.

4.1.1 ADC35XXEVM GUI: Bypass Mode (2W) Configuration

The following steps for Bypass (No Decimation)mode also apply to ADC3662EVM, but requires modification to the sample/DCLKIN clocks in accordance with the desired sample rate and bit resolution. For example, at 25 MSPS, the DCLKIN rate is 25 MHz x 4 = 100 MHz.

For different sampling rates and bit resolutions, see Table 4-1 for calculating the correct DCLKIN frequency for the desired sample rate and bit resolution.

Table 4-1. 16-bit, Bypass Mode, Sample rate and DCLKIN examples (ADC3663EVM, ADC3662EVM).	Table 4-1, 16-bit, B	vpass Mode. Sam	ple rate and DCLKIN example	s (ADC3663EVM, ADC3662EVM),
---	----------------------	-----------------	-----------------------------	-----------------------------

Interface Mode	DCLKIN multiplier	Example Sample Clock	Required DCLKIN Frequency
2 Wire	4	65 MSPS	260 MHz
1 Wire	8	32 MSPS	256 MHz
1/2 Wire	16	10 MSPS	160 MHz

For this example, ensure that the sampling clock (J9) and DCLKIN (J7) are connected before launching the ADC35XX EVM GUI. In this example, for the ADC3663EVM, the sampling clock is 65 MHz, and the DCLKIN is 292.5 MHz.

External ADC sampling clock source and DCLKIN source must be frequency locked. If this is not performed, the captured data appears scrambled. If using the onboard clocking option, the sampling clock and DCLKIN are frequency locked.

After launching the ADC35xx GUI perform the following steps:

- Under Resolution, select "16 bit".
- Under Mode, select "2 Wire".
- Ensure that "CDC Enable" is red (disabled).
- To calculate the DCLKIN frequency, enter "65" in the Fs(MHz) field, and click calculate. This is informational only.
- Click "Configure" button.






Figure 4-2. ADC35XXEVM GUI: ADC3663 Bypass Mode



4.1.2 HSDC Pro: Bypass Mode


After pressing "Configure" within the ADC35xx GUI perform the following steps to setup HSDC pro:

- Launch HSDC Pro
- Select the TSW1400 and click OK

🚺 High Speed Data Converter									_	- 🗆 X
File Instrument Options Da	ta Capture Op	otions Test Options		lp						
TEXAS INSTRUMENTS	个	-	ADC			∎ Ļ⊚		DAC		
Select ADC	8 65535- 9 0-									,€ +
Capture	ŏ ₀_									_
Test Selection	Ó	5000 100	00 15000 2000) 25000 300	00 35000 4	0000 4500	00 50000	55000 60	000 65000	70000
Single Tone 🗸 🗸		Real FFT 🗸 🗸	Channel 1/2 🗸	Blackman	 (Channel) 	1)	1/1 Ave	rages	RBW	61.9888 Hz
Value Unit 🔻 🔺	10.0-									
SNR 90.027 dBFs		Course 100 c								Q +
SFDR 105.588 dBFs THD 110.102 dBFs	0.0	Spur 🚺 Se	elect Board			×				Ð
SINAD 89.985 dBFs	-10.0-									Q
ENOB 14.655 Bits	-20.0-	Se	lect The Serial number of	the Device						
Fund1.238 dBFs Phase 0.999 Rad	-30.0-			Serial Numbers						
Next Spur -105.588 dBFs	1		T	I4BO5ET-TSW1400						
HD2 -111.72 dBFs	-40.0-									
HD3 -129.289 dBFs HD4 -123.6 dBFs	-50.0-									
HD5 -125.472 dBFs	-60.0-									
NSD/Hz -153.087 dBFs/H:	မှ									
dBFs Hz M1 -135.164 0.00E+(~				
M1 -135.164 0.00E+(M2 0 -4.09E+ ¥	-80.0-					*				
Test Parameters	-90.0-		5	Select/Enter IP Addre	ss - Port Number					
Auto Calculation of Coherent Frequencies	-100.0-		Connect to KCU105		\ \	/				
Analysis Window (samples) 65536	-110.0-		-							
ADC Output Data Rate	-120.0-		🕥 ок		Cancel					
4.0625M	-130.0-				—					
ADC Input Target Frequency	-140.0-									
1.00000000M										
	-150.0- 0	200k	400k 600	k 800k	1M	1.2M	1.4M	1.6M	1.8M	2.03125M
	<				Frequency (Hz)					>
										,
Firmw	are Ver= "'		TSW	/1400 Board = " "			In	terface Type = '		
Device info details			9/22/2020 3:40:3	6 PM Build - 10	V18/2010 NOT C	ONNECTED		-	I TEXAS	S INSTRUMENTS

Figure 4-3. HSDC Pro: Connect to TSW1400


· Click OK for the no firmware loaded prompt.



- Select "ADC3663_2W_16bit" to load firmware, and click "Yes".
- Enter "65M" in the box that says "ADC Output Data Rate" since the ADC is sampling at 65 MSPS.
- Enter the input frequency of the input signal in the box that says "ADC Input Target Frequency" (5 MHz used in this example).
- · Click "Capture" .



ADC GUI Configuration



• The analog input signal power may need to be adjusted to reach -1 dBFS.

4.2 Real Decimation Mode

The following software configuration steps will program the ADC366xEVM in 16x Real Decimation mode.

4.2.1 ADC35XX GUI: Real Decimation Mode Configuration (2W, 16bit)

This procedure applies specifically to the ADC3663EVM, but can be applied to other sampling rates and bit resolutions. See Table 4-2 for examples for clock rates in Real Decimation mode.

Interface Mode	,	Example Sample Clock	Real Decimation Factor	Required DCLKIN Frequency
2 Wire	4	65 MSPS	2	130 MHz
1 Wire	8	32 MSPS	8	32 MHz
1/2 Wire	16	10 MSPS	32	5 MHz

Table 4-2. 16-bit, Real Decimation Sample rate and DCLKIN examples

For this 16x Real Decimation example, apply a 65 MHz signal to J9 (sample clock) and a 16.25 MHz signal to J7 (DCLKIN).

External ADC sampling clock source and DCLKIN source must be frequency locked. If this is not performed, the captured data will appear scrambled. If using the onboard clocking option, the sampling clock and DCLKIN are frequency locked.

Apply a 1 MHz signal to J2 (ensure bandpass filter is used to reduce harmonics and noise of signal generator).

After launching the ADC35xx GUI perform the following steps:

- Under Resolution, select 16 bit.
- Under DDC, Select Real.
- For Decimation Factor, select 16.
- To calculate the DCLKIN frequency, enter "65" in the Fs(MHz) field, and click calculate. This is informational only.
- Ensure that "CDC Enable" is red (disabled).
- Click "Configure"



4.2.2 HSDC Pro: Real Decimation Mode

After pressing "Configure" within the ADC35xx GUI perform the following steps to setup HSDC pro:

- Launch HSDC Pro
- Select the TSW1400 and click OK
- Click OK for the no firmware loaded prompt.
- Select "ADC3663_2W_16bit" to load firmware, and click Yes.



Figure 4-4. Real Decimation HSDC Pro INI File (2W, 16bit)

- Click on the cog next to "ADC Output Data Rate".
- In the new dialogue box, enter "65M" in "ADC Sampling Rate"
- Enter "1M" in "ADC Input Frequency"
- Enter "16" in "Decimation"
- Click "OK"
- Click "Capture"



🚺 Additional De	_		×
⊡Enable? □Reme	mber	for this s	ession
ADC Sampling Rate			
65M			
ADC Input Frequence	У		
1M	(Foi	ut = Fin ·	+ NCO)
ADC 2nd Input Freq	uency		
0	(For	ut = Fin ·	+ NCO)
NCO			
0			
# NCO Bits			
0		Use # I Bits?	NCO
		DICH	
Decimation	_		
16			
\bigcirc	ок		

Figure 4-5. HSDC Pro Cog Wheel (Real Decimation)




Figure 4-6. HSDC Pro 16x Real Decimation FFT (2W, 16 bit)



4.3 Complex Decimation Mode

The following software configuration steps will program the ADC366xEVM in Complex Decimation mode (32x) with a 10 MHz analog input and 9.9 MHz NCO.

4.3.1 ADC35XX GUI: Complex Decimation Configuration

This procedure applies specifically to the ADC3663EVM, but can be applied to other sampling rates and bit resolutions.

Interface Mode	DCLKIN multiplier (Serialization Factor)	Example Sample Clock	•	Required DCLKIN Frequency
2 Wire	4	65 MSPS	2	260 MHz
1 Wire	8	32 MSPS	8	64 MHz
1/2 Wire	16	10 MSPS	32	10 MHz

Table 4-3. 16-bit, Complex Decimation, Sample rate and DCLKIN examples

For this 32x Complex Decimation example, apply a 65 MHz signal to J9 (sample clock) and a 16.25 MHZ signal to J7 (DCLKIN).

External ADC sampling clock source and DCLKIN source must be frequency locked. If this is not performed, the captured data will appear scrambled. If using the onboard clocking option, the sampling clock and DCLKIN are frequency locked.

Apply a 10 MHz signal to J2 (ensure bandpass filter is used to reduce harmonics and noise of signal generator). An NCO of 9.9 MHz are used to shift the 10 MHz input signal to -100 kHz.

After launching the ADC35xxEVM GUI perform the following steps:

- Under "Resolution", select "16 bit".
- Under "Mode", select "2 Wire"
- Under "DDC", Select "Complex".
- For "Decimation Factor", select "32".
- Ensure that "CDC Enable" is red (disabled).
- To calculate the DCLKIN frequency, enter "65" in the Fs(MHz) field, and click calculate. This is informational only.
- Under "FNCO A (MHz)" and "FNCO B (MHz)", enter "9.9" in the field. This field then calculates to the nearest valid NCO value, and auto-calculates the correct register values in the field next to it.
- Click "Configure".



4.3.2 HSDC PRO: Complex Decimation Mode

After pressing "Configure" within the ADC35xx GUI perform the following steps to setup HSDC pro:

- Launch HSDC Pro.
- Select the TSW1400 and click "OK".
- Click OK for the "no firmware loaded"prompt.
- Select "ADC3663_2W_16bit_Complex" to load firmware, and click Yes.



Figure 4-7. Complex Decimation HSDC Pro INI file

- · Click on the cog next to "ADC Output Data Rate".
- In the new dialogue box, check the "Enable?" box.
- Under "ADC Sampling Rate", enter "65M"
- Under "ADC Input Frequency", enter "10M"
- Under "NCO", enter "9.9M"
- Under "Decimation", enter "32".
- Click "OK".

🚺 Additional De	- 🗆 X
Enable? Remer e settings for the device	mber for this session parameters.
ADC Sampling Rate	
65M	
ADC Input Frequency	/
10M	(Fout = Fin + NCO)
ADC 2nd Input Frequ	iency
0	(Fout = Fin + NCO)
NCO	
9.9M	
# NCO Bits	
0	Use # NCO Bits?
Decimation 32	
	ок

Figure 4-8. HSDC Pro Cog Parameters: 32x Complex Decimation Mode

• Select "Complex FFT"



Press "Capture"

Value Value </th <th>UMENTS it_Comp C C it in e Unit C dBFs dBFs dBFs</th> <th>Code</th> <th>ó</th> <th>5000</th> <th>10000</th> <th>ADC</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>DAC</th> <th></th> <th></th> <th></th>	UMENTS it_Comp C C it in e Unit C dBFs dBFs dBFs	Code	ó	5000	10000	ADC								DAC			
Captur Test Selec Single Ton Value NR 92.488 FDR 104.592 HD 114.377 INAD 92.45 HD 114.377 INAD 92.45 Und1.096 hase -1.356 ext Spur -104.59 D1 -133.78 D2 -132.07 D3 -133.22	tion Unit (dBFs dBFs dBFs dBFs dBFs		ó		10000												
Test Select Single Ton Value NR 92.468 FDR 104.592 HD 114.377 INAD 92.45 NOB 15.065 und. -1.096 hase -1.356 D1 -133.78 D2 -130.87 D3 -133.22	tion e Vinit c dBFs 2 dBFs 7 dBFs		ó		10000												.⊕
Single Ton Value NR 92.468 FDR 104.592 ID 114.377 INAD 92.45 NOB 15.665 nnd. -1.096 hase -1.326 D1 -133.78 D2 -130.87 D3 -133.22	Unit C dBFs dBFs dBFs dBFs dBFs		ó		10000			.									
Value VR 92.468 PDR 104.592 PDR 114.377 NAD 92.45 NOB 15.065 Ind. -1.096 hase -1.356 ext Spur -104.59 D1 -133.78 D2 -132.00 D2 -130.87 D3 -133.22	Unit c dBFs dBFs dBFs dBFs	^				15000	20000	25000	30000	3500	0 40000	45000	50000	55000	60000	65000	70000
NR 92.468 FDR 104.592 ID 114.377 NAD 92.45 NOB 15.065 Ind. -1.096 hase -1.356 Sett Spur -104.592 D1 -133.78 D2 -132.00 D2' -133.73 D3 -133.22	dBFs 2 dBFs 7 dBFs	^		Complex FFT	\sim	Channel	1/4 🗸	Bla	ackman	\sim	(Channel1-	⊦j*Channel2	0	1/1 Averac	185	RBW 30	.9944 Hz
FDR 104.592 ID 114.377 NAD 92.45 VOB 15.065 ind. -1.096 stase -1.356 O1 -133.78 D2 -130.87 D2 -133.78 D33 -133.22	dBFs 2 dBFs 7 dBFs		0.0-	Complexiti		onanner							,	I/ I / Wellag		1011 30	
FDR 104.592 ID 114.377 NAD 92.45 VOB 15.065 ind. -1.096 stase -1.356 O1 -133.78 D2 -130.87 D2 -133.78 D33 -133.22	2 dBFs 7 dBFs		0.0							- 1'(-99.9	88k)						2
ID 114.377 NAD 92.45 NOB 15.065 Ind. -1.096 nase -1.356 ext Spur -104.59 D1 -133.78 D2 -130.87 D2' -130.87 D3 -133.22	dBFs		10.0-														đ
IOB 15.065 nd. -1.096 iase -1.356 xix Spur -104.59 11 -133.78 12 -132.00 12' -133.22 13 -133.22																	-
nd1.096 ase -1.356 xt Spur -104.59 11 -133.78 12 -132.00 12' -132.00 12' -130.87 13 -133.22	dBFs	-	20.0-														-
ase -1.356 xt Spur -104.59 1 -133.78 2 -132.00 2' -130.87 3 -133.22	Bits																(
xt Spur -104.59 1 -133.78 2 -132.00 2' -130.87 3 -133.22	dBFs	-	30.0-														——— J
1 -133.78 2 -132.00 2' -130.87 3 -133.22	Rad		M1														M
2 -132.00 2' -130.87 3 -133.22	2 dBFs	-	40.0-														
2' -130.87 3 -133.22	8 dBFs																
3 -133.22	2 dBFs	-	50.0-														
3' -128.33			60.0-														
		dB Fs															
-127.53		<u> </u>	70.0-														
-135.03																	
-132.32	2 dBFs	~ -	80.0-														
Auto Calculation of Frequencies Analysis Window (se 65536		-1	90.0-							Spur							
ADC Output Data		-1	10.0-	4								10					
2.0313M		1	20.0-	9	3							3'		8	_	6	
ADC Input Target Fr		1 -	20.0		10'	2	1			1	2'		9	5'	6'	7	5
		-1	30.0-				1.	1		A	- ba	- th	3.				
10.0000000	OM		11	والما والمالية أوريس	deserved the	الألبال المالية	ld an lynid	والأطارة والمانة	a kilda okto	handl	ing all the pairs	الإلا المالم والالا	معادات المقاورين	A Baller	ليرأس أفأقفسان	اسا عانيم رييل	والتطبيط
			40.0-	25M -80	ок	-600k	-40	0k	-200k	(200k	400k	600)k	800k	1.01562
							40		2005	Freque			1001	500			1.01002
			<							, reque	(0) (112)						>
	Firmware Ver	sion = "0.	.0"			TSW	1400 Boar	d = TI4BO5E	T			In	terface Tv	pe = ADC	FIRMWARE		

Figure 4-9. HSDC Pro 32x Complex Decimation (2W, 16 bit)



5 Onboard Clocking Hardware Setup

The onboard CDC is useful for general evaluation and relieves the user requirment of needing additional signal generators. However, the clock spurs and jitter of the CDCE6214 (due to 4.5 sample clock/DCLKIN relationship) begin to effect the optimal ADC AC performance.

Looking at the image below, we can see that SNR/SFDR performance does degrade by several dBFS for the ADC3663EVM, however, using the onboard CDCE6214 relieves the user of providing the external sample clock and DCLKIN, and may be useful for verifying the SLVDS interface to an FPGA development kit. In practice, an appropriate filter may be used to reduce the effects of clock spurs and broad band phase noise in order to acheive full ADC performance.




Figure 5-1. ADC3663EVM onboard clocking (CDCE6214: 65 MHz sample clock, 260 MHz DCLKIN)

The following section shows how to configure and program the ADC366xEVM for onboard clock operation for Real Decimation Mode. Onboard clocking can be used for Bypass and Complex Decimation modes as well, and uses similar procedures that have been outlined in this document.

When using onboard clocking, there are several different sampling rates to choose from (65MSPS, 25 MSPS and 10 MSPS) in Bypass and Decimation modes. The ADC35XX GUI does not support configuring the CDCE6214 to frequencies outside of these preset selections at this time.





5.1 Onboard Clocking: Hardware Modfications

The following hardware modifications must be made in order to operate the ADC36xxEVM using an onboard sample and DCLKIN clocks.

Onboard Sample Clock Modification:

- DNI R46, R47
- Install R41, R51 (0-Ω resistor)





Onboard DCLKIN Modification:

- Install R60 and R62 (0-Ω resistor)
- DNI R35 and R36






Figure 5-3. ADC36xxEVM Onboard DCLKIN modifications



5.2 Onboard Clock: ADC35XX GUI Real Decimation Mode

Ensure that the steps in Onboard Clocking: Hardware Modifications have been performed before proceeding. To program the ADC36xxEVM with Onboard clocking, follow the steps written in the previous section titled "ADC35xx GUI: Real Decimation Configuration". The only differences that must be observed in the GUI is the "CDC Clock Enable" button must be enabled (Green), and the "Configure CDC" button must be clicked.

The PLL_LOCK LED (D1) also illuminates to ensure CDCE6214 has been configured correctly.

👪 ADC35XX EVM GUI		- 0	×
REFBUE VREF C AIN C BIN C CLK C			
	Image: Connected Conneconnected Connected Connected Connected Connected Connect	^ ~	

Figure 5-4. AD35xx EVM GUI: Onboard Clock 16x Real Decimation



6 FDA Configuration

By default, the analog input is configured to use the balun input (AD1T-6T+) for both analog input channels, but can be modified to utilize the onboard FDA (THS4541).

In terms of performance as compared with the balun input, SFDR is improves, but SNR performance degrades by a few dBFS.




Figure 6-1. ADC3663EVM FDA Analog input (External Clocks, 65 MSPS)

This procedure shows how to configure the FDA single-ended to differential conversion for CHA. The same procedure can be performed for CHB (with the respective component designators).


The edge launched SMA connector J1 receives the single-ended analog input signal. R1 can be replaced with a capacitor for AC coupling to FDA.

Modify the following components to complete path to FDA (located on top of EVM).

• Install: R1, R2, R14 (o ohm)



• Remove (DNI): C3, C6, R7, R8





The FDA is setup with a gain of 2.5, and can be adjusted (R78, R84, R86 and R94) as the application requires. There is a 20 MHz LPF on the output of the FDA, and these components (C52, L11,L12 and C53) can be adjusted as the application requires. The termination resistors (R80, R81, R89 and R90) can be adjusted according to the source impedance.




Figure 6-3. FDA schematic

For further information on the THS4541 FDA, please refer to the THS4541 datasheet.



7 ADC36xxEVM Power Monitor

The ADC366xEVM is equipped with on-board current shunt monitors that are able to measure the current consumption on the +1.8 VDC rails (AVDD and IOVDD). The user has the ability to read the ADC366xEVM power consumption on the front page of the ADC35XX EVM GUI. Click the "Measure Power" button to refresh the current values. This feature is useful for determining what mode/sampling speed offers the best power consumption for your application needs.




Figure 7-1. ADC36xxEVM Power Meter

8 Test Pattern

Test patterns are often used to help verify the correct reciept of digital data at the microcontroller or FPGA. A ramp pattern can be enabled by following these steps:

- Click the yellow button "Analog Inputs and Clk"
- Next to "Test Pattern CHA", click the drop down menu, and select "RAMP CUSTOM". This can be done for "Test Pattern CHB" as well.
- In the field next to "Custom Pattern",
 - For 16 bit ramp mode (ADC3663EVM, ADC3662EVM), "4" must be entered in the "Custom Pattern" field.
- The digital ramp pattern is now enabled on the ADC. The output of the ADC is now an 16 bit, incrementing ramp pattern.




Figure 8-1. ADC36xxEVM 16-bit Ramp Pattern

• In HSDC Pro, the ramp pattern can now be seen when data is captured. These same steps apply to any data output mode (Bypass, Real Decimation and Complex Decimation).

Trademarks

 ${\rm Microsoft}^{\rm @}$ and ${\rm Windows}^{\rm @}$ are registered trademarks of Microsoft Corporation. All trademarks are the property of their respective owners.



STANDARD TERMS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
 - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after delivery, or of any hidden defects with ten (10) business days after the defect has been detected.
 - 2.3 TI's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGREDATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

3 Regulatory Notices:

3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

FCC NOTICE: This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.
- 3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

- 3.3 Japan
 - 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。 http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
 - 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて

いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
- 3.4 European Union
 - 3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

4 EVM Use Restrictions and Warnings:

- 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
- 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
- 4.3 Safety-Related Warnings and Restrictions:
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and inability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
- 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- 5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.
- 6. Disclaimers:
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

www.ti.com

- 8. Limitations on Damages and Liability:
 - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.
 - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated