# **onsem!**

# 5 kVrms 4.5-A/9-A Isolated Dual Channel Gate Driver

# NCV51561

The NCV51561 are isolated dual−channel gate drivers with 4.5−A/9−A source and sink peak current respectively. They are designed for fast switching to drive power MOSFETs, and SiC MOSFET power switches. The NCV51561 offers short and matched propagation delays.

Two independent and  $5 \, \text{kV}_{\text{rms}}$  internal galvanic isolation from input to each output and internal functional isolation between the two output drivers allows a working voltage of up to 1500  $V_{DC}$ . This driver can be used in any possible configurations of two low side, two high−side switches or a half−bridge driver with programmable dead time.

An ENA/DIS pin shutdowns both outputs simultaneously when set low or high for ENABLE or DISABLE mode respectively.

The NCV51561 offers other important protection functions such as independent under−voltage lockout for both gate drivers and a Dead Time adjustment function.

#### **Features**

- 4.5 A Peak Source, 9 A Peak Sink Output Current Capability
- Flexible: Dual Low−Side, Dual High−Side or Half−Bridge Gate Driver
- Independent UVLO Protections for Both Output Drivers
- Output Supply Voltage from 6.5 V to 30 V with 5−V and 8−V for MOSFET, 13−V and 17−V UVLO for SiC, Thresholds
- Common Mode Transient Immunity CMTI > 200 V/ns
- Propagation Delay Typical 36 ns with
	- 5 ns Max Delay Matching per Channel
	- 5 ns Max Pulse−Width Distortion
- User Programmable Input Logic
	- Single or Dual−Input Modes via ANB
	- ENABLE or DISABLE Mode
- User Programmable Dead−Time
- AEC−Q100 Qualified for Automotive Application Requirements
- Isolation & Safety
	- $\bullet$  5 kV<sub>RMS</sub> Isolation for 1 Minute (per UL1577 Requirements) and 1500 V Peak Differential Voltage between Output Channels
	- 8000 VPK Reinforced Isolation Voltage (per VDE0884−11 Requirements)
	- CQC Certification per GB4943.1−2011
	- SGS FIMO Certification per IEC 62386−1
- These are Pb−Free Devices

#### **Typical Applications**

- On−board Chargers
- xEV DC−DC Converters
- Traction Inverters
- Charging Stations



**SOIC−16 WB CASE 751G−03**





G = Pb−Free Package



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [30](#page-29-0) of this data sheet.

# **TYPICAL APPLICATION CIRCUIT**



(a) High and Low Side MOSFET Gate Drive for ENABLE Version



(b) High and Low Side MOSFET Gate Drive for DISABLE Version



(c) High and Low Side MOSFET Gate Drive with PWM Controller for ENABLE Version

**Figure 1. Application Schematic**

# **FUNCTIONAL BLOCK DIAGRAM**



(b) For Only DISABLE (NCV51561xB) Version

#### **Figure 2. Simplified Block Diagram**

#### **FUNCTIONAL TABLE**



1. "L" means that LOW, "H" means that HIGH and X: Any Status

2. Inactive means that V<sub>DD</sub>, V<sub>CCA</sub>, and V<sub>CCB</sub> are above UVLO threshold voltage (Normal operation)<br>Active means that UVLO disables the gate driver output stage.

3. Disables both gate drive output when the ENA/DIS pin is LOW in ENABLE version, which is default is HIGH, if this pin is open.

Enables both gate drive output when the ENA/DIS pin is LOW in DISABLE version, which is default is LOW, if this pin is open.

4. When the ANB pin is HIGH, OUTA and OUTB are complementary outputs from PWM input signal on the INA pin regardless the INB signal. 5.  $\,$  DT pin is left open or programmed with  $\rm R_{DT}$ .

6.  $DT$  pin pulled to  $V_{DD}$ .

# **PIN CONNECTIONS**



**Figure 3. Pin Connections – SOIC−16 WB (Top View)**

#### **PIN DESCRIPTION**



#### **SAFETY AND INSULATION RATINGS**



#### **SAFETY LIMITING VALUE**



#### **MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

7. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

8. All voltage values are given with respect to GND pin.

9. All voltage values are given with respect to VSSA or VSSB pin.

10.This parameter verified by design and bench test, not tested in production.

11. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114) ESD Charged Device Model tested per AEC−Q100−011 (EIA/JESD22−C101)

Latch up Current Maximum Rating: ≤100 mA per JEDEC standard: JESD78F.

#### **RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **THERMAL CHARACTERISTICS**



12.Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

13.JEDEC standard: JESD51−2, and JESD51−3.

#### **ISOLATION CHARACTERISTICS**



14. Device is considered a two – terminal device: pins 1 to 8 are shorted together and pins 9 to 16 are shorted together for input to output isolation test, and pins 9 to 11 are shorted together and pins 14 to 16 are shorted together for between channel isolation test.

15.5,000 V<sub>RMS</sub> for 1 – minute duration is equivalent to 6,000 V<sub>RMS</sub> for 1 – second duration for input to output isolation test,

and Impulse Test > 10 ms; sample tested for between channel isolation test.

16. The input - output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input - output continuous voltage rating. For the continuous working voltage rating, refer to equipment – level safety specification or DIN VDE V 0884 – 11 Safety and Insulation Ratings Table









<span id="page-10-0"></span>**ELECTRICAL CHARACTERISTICS**  $(V_{DD} = 5 V, V_{CCA} = V_{CCB} = 12 V,$  or 20 V (Note 18) and VSSA = VSSB, for typical values T<sub>J</sub> = T<sub>A</sub> = 25°C, for min/max values T<sub>J</sub> = -40°C to +125°C, unless otherwise specified. (Note 17) (continued)

Symbol	Parameter	<b>Condition</b>	Min	Typ	Max	Unit
DYNAMIC ELECTRICAL CHARACTERISTICS						
t <sub>PW</sub>	Minimum Input Pulse Width that Change <b>Output State</b>	$C1$ $_{\text{OAD}}$ = 0 nF		15	30	ns
FLT.ANB	Glitch Filter on the ANB Pin		2.0	3.3	4.5	μs
<b>CMTI</b>	Common Mode Transient Immunity (Note 19)	Slew rate of GND versus VSSA and VSSB. INA and INB both are tied to $V_{DD}$ or GND. $V_{CM}$ = 1500 V	200			V/ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

17. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_J = T_A = 25^{\circ}C$ . 18. V<sub>CCA</sub> = V<sub>CCB</sub> = 12 V is used for the test condition of 5−V and 8−V UVLO, V<sub>CCA</sub> = V<sub>CCB</sub> = 20 V is used for 13–V and 17–V UVLO.

19.These parameters are verified by bench test only and not tested in production.



# **INSULATION CHARACTERISTICS CURVES**

**Figure 4. Thermal Derating Curve for Safety−related Limiting Current (Current in Each Channel with Both Channels Running Simultaneously)**



**Figure 5. Thermal Derating Curve for Safety−related Limiting Power**

# **TYPICAL CHARACTERISTIC**



Figure 6. Quiescent V<sub>DD</sub> Supply Current vs. Temperature ( $V_{DD}$  = 5 V, INA = INB = 0 V, ENA/DIS = **5 V or, INA = INB = 5 V, ENA/DIS = 0 V and No Load)**



**Figure 8. V<sub>DD</sub> Operating Current vs.** Temperature (V<sub>DD</sub> = 5 V, No Load, and **Switching Frequency = 500 kHz)**







Figure 7. Quiescent V<sub>DD</sub> Supply Current vs. Temperature (V<sub>DD</sub> = 5 V, **INA = INB = ENA/DIS = 5 V and No Load)**



**Figure 9. V<sub>DD</sub> Operating Current vs.** Temperature (V<sub>DD</sub> = 5 V, No Load, and **Different Switching Frequency)**



**Figure 11. Per Channel Quiescent V<sub>CC</sub> Supply Current vs. Temperature (INA = INB = 0 V or 5 V, ENA/DIS = 5 V and No Load**

# **TYPICAL CHARACTERISTIC** (CONTINUED)







**Figure 14. Per Channel Operating Current vs.** Frequency ( $C_{\text{LOAD}} = 1 \text{ nF}$ ,  $V_{\text{CCA}} = V_{\text{CCB}} = 12 \text{ V}$ , **or 25 V)**







**Figure 13. Per Channel Operating Current vs.** Frequency (No Load,  $V_{CCA} = V_{CCB} = 12$  V, or 25 V)







Figure 17. Per Channel V<sub>CC</sub> Quiescent Current vs. V<sub>CC</sub> Supply Voltage (INA = INB = 5 V, ENA = 5 V)

# **TYPICAL CHARACTERISTIC** (CONTINUED)





Figure 18. V<sub>DD</sub> UVLO Threshold vs. Temperature Figure 19. V<sub>DD</sub> UVLO Hysteresis vs. Temperature





**Figure 20. V<sub>CC</sub> 5−V UVLO Threshold vs. Temperature Figure 21. V<sub>CC</sub> 5−V UVLO Hysteresis vs. Temperature** 







# **TYPICAL CHARACTERISTIC** (CONTINUED)





**Figure 24. V<sub>CC</sub> 13**-V UVLO Threshold vs. Temperature Figure 25. V<sub>CC</sub> 13-V UVLO Hysteresis vs. Temperature



**Figure 26. V<sub>CC</sub> 17-V UVLO Threshold vs. Temperature Figure 27. V<sub>CC</sub> 17-V UVLO Hysteresis vs. Temperature** 

 $10$  $\overline{S}$ 

 $\begin{array}{c} \boxed{\mathbf{A}} \end{array}$ 

Source/Sink Current

 $\epsilon$ ķ

 $\overline{a}$ 

 $\overline{2}$ 







Supply Voltage, VCC [V]

 $\overline{11}$ 

 $10\,$ 

 $\overline{9}$ 

-Source

 $12$ 

 $-sink$ 

 $\frac{1}{14}$ 

 $15\,$ 

 $13$ 



**Figure 30. Input Logic Threshold vs. Temperature (INA, INB, and ANB)**



**Figure 31. Input Logic Hysteresis vs. Temperature (INA, INB, and ANB)**



**Figure 32. ENA/DIS Threshold vs. Temperature (ENABLE, and DISABLE)**







**Figure 33. ENA/DIS Hysteresis vs. Temperature (ENABLE, and DISABLE)**



**Figure 35. Rise/Fall Time vs. Temperature**  (V<sub>CC</sub> = 12 V, and Different Load)

# **TYPICAL CHARACTERISTIC** (CONTINUED)



















**Figure 39. Dead Time vs. Temperature**   $(R_{DT} = 100 \text{ k}\Omega)$ 



# **TYPICAL CHARACTERISTIC** (CONTINUED)



**Figure 42. Turn−on Propagation Delay vs. Temperature**



Figure 44. Pulse Width Distortion vs. Temperature Figure 45. Propagation Delay Matching vs.







**Figure 43. Turn−off Propagation Delay vs. Temperature**



**Temperature**





#### **PARAMETER MEASUREMENT DEFINITION**

#### **Switching Time Definitions**

Figure 48 shows the switching time definitions of the turn–on (t<sub>PDON</sub>) and turn–off (t<sub>PDOFF</sub>) propagation delay time among the driver's two input signals INA, INB and two output signals OUTA, OUTB. The typical values of the propagation delay (t $_{\text{PDON}}$ ,  $_{\text{PDOFF}}$ ), pulse width distortion (t<sub>PWD</sub>) and delay matching between channels times are specified in the electrical characteristics table.



**Figure 48. Switching Time Definitions**

#### **Enable and Disable Function**

Figure 49 shows the response time according to an ENABLE or the DISABLE operating modes. If the ENA/DIS pin voltage goes to LOW state, i.e.  $V_{ENA} \le 1.1 V$ shuts down both outputs simultaneously and Pull the ENA/DIS pin HIGH (or left open), i.e.  $V_{ENA} \ge 1.6$  V to operate normally in an ENABLE mode as shown in Figure 49 (a). Conversely, if the ENA/DIS pin voltage goes to HIGH state, i.e.  $V_{DIS} \ge 1.6$  V shuts down both outputs simultaneously and Pull the ENA/DIS pin LOW (or left open), i.e.  $V_{DIS} \le 1.1$  V operate normally in the DISABLE mode as shown in Figure 49 (b).





#### **Programmable Dead−Time**

Dead time is automatically inserted whenever the dead time of the external two input signals (between INA and INB signals) is shorter than internal setting dead times (DT1 and

DT2). Otherwise, if the external input signal dead times are larger than internal dead− time, the dead time is not modified by the gate driver and internal dead−time definition as shown in Figure 50.



**Figure 50. Internal Dead−Time Definitions**

Figure 51 shows the definition of internal dead time and shoot−through prevention when input signals applied at same time.



**Figure 51. Internal Dead−Time Definitions**

## **DEVICE INFORMATION**

#### **Input to Output Operation Definitions**

The NCV51561 provides important protection functions such as independent under−voltage lockout for both gate driver; enable or disable function and dead−time control function. Figure 52 shows an overall input to output timing diagram when shutdown mode via ENA/DIS pin in the

*CASE−A*, and Under−Voltage Lockout protection on the primary− and secondary−sides power supplies events in the *CASE−B*. The gate driver output (OUTA and OUTB) were turn−off when cross−conduction event at the dead time control mode in the *CASE−C*.



**Figure 52. Overall Operating Waveforms Definitions at the Dead−Time Control Mode**

#### **Input and Output Logic Table**

Table 1 shows an input to output logic table according to the dead time control modes and an enable or the disable operation mode.

#### **Table 1. INPUT AND OUTPUT LOGIC TABLE**



20."X" means L, H or left open.

#### **Input Signal Configuration**

The NCV51561 allows to set the input signal configuration through the ANB pin for user convenience. There are four operating modes that allow to change the configuration of the input to output channels (e.g. single input – dual output, or dual input – dual output), and select the shutdown function (e.g. Disable or Enable mode) as below Table 2. Unused input pins (e.g. INA, INB, and ANB) should be tied to GND to achieve better noise immunity. In addition, the ANB pin has an internal filter time typically 3.3 us to achieve the noise immunity.





Figure 53 shows an operating timing chart of input to output and shutdown function according to the ANB and ENA/DIS pins. The ENA/DIS and ANB pins are only functional when  $V<sub>DD</sub>$  stays above the specified UVLO threshold. It is recommended to tie these pins to Ground if the ENA/DIS and ANB pins are not used to achieve better noise immunity, and it is recommended to bypass using a 1 nF low ESR/ESL capacitor close to these pins for the

DISABLE (e.g. NCV51561xB) mode. When it is not possible to connect ANB to GND then external pull−down resistor few ten k $\Omega$  (e.g. 10 ~47 k $\Omega$ ) is recommended to prevent unwanted ANB activation by external interference as despite its internal 3.3 us filter.

The OUTA and OUTB works as complementary outputs from PWM input signal on the INA pin regardless the INB signal when the ANB pin is HIGH.



**Figure 53. Timing Chart of ENABLE and DISABLE Modes**

#### **PROTECTION FUNCTION**

The NCV51561 provides the protection features include enable function, Cross Conduction Protection, and Under−Voltage Lockout (UVLO) of power supplies on primary–side ( $V<sub>DD</sub>$ ), and secondary–side both channels  $(V_{\text{CCA}})$ , and  $V_{\text{CCB}}$ ).

#### **Under-Voltage Lockout Protection V<sub>DD</sub> and V<sub>CCx</sub>**

The NCV51561 provides the Under−Voltage Lockout (UVLO) protection function for  $V_{DD}$  in primary–side and both gate drive output for  $V_{\text{CCA}}$  and  $V_{\text{CCB}}$  in secondary−side as shown in Figure 54.

The gate driver is running when the  $V_{DD}$  supply voltage is greater than the specified under−voltage lockout threshold voltage (e.g. typically 2.8 V) and ENA/DIS pin is HIGH or LOW states for an ENABLE (e.g. NCV51561xA) or the DISABLE (e.g. NCV51561xB) mode respectively.

In addition, both gate output drivers have independent under voltage lockout protection (UVLO) function and each

channel supply voltages in secondary–side (e.g. V<sub>CCA</sub>, and V<sub>CCB</sub>) need to be greater than specified UVLO threshold level in secondary−side to let the output operate per input signal. The typical  $V_{CCX}$  UVLO threshold voltage levels for each option are per below Table 3.

#### Table 3. V<sub>CCx</sub> UVLO OPTION TABLE



UVLO protection has an hysteresis to provide immunity to short  $V_{CC}$  drops that can occur.



**Figure 54. Timing Chart Under−Voltage Lockout Protection**

#### **VCCX Power−Up and INX Signal**

To provide a variety of Under−Voltage Lockout (UVLO) thresholds NCV51561 has an internal settling time (t $p_{ORUV,OUT}$  = 18 µs, typical) during initial V<sub>CCX</sub> start-up or after POR event.

In case IN<sub>X</sub> pins are active when  $V_{CCX}$  is above 4.7 V, outputs would occur until settling time has elapsed as shown in Figure 55 (A). If  $IN_X$  are only active after settling time has expired, outputs won't be active until  $V_{CCX}$  cross NCV51561 specific  $V_{CCUV+}$  as shown in Figure 55 (B).



**(A) Power Up with PWM Signals during Preset**



**(B) Power Up without PWM Signals during Preset**

Figure 55. V<sub>CCX</sub> Power−up

#### **Cross−Conduction Prevention and Allowed Overlapped Operation**

The cross conduction prevents both high− and low−side switches from conducting at the same time when the dead time (DT) control mode is in half−bridge type, as shown in Figure 56.



**Figure 56. Concept of Shoot−Through Prevention Figure 57. Concept of Allowed the Shoot−Through**

#### **Programmable Dead Time Control**

Cross−conduction between both driver outputs (OUTA, and OUTB) is not allowed with minimum dead time  $(t_{DTMIN})$  typically 10 ns when the DT pin is open in the **MODE−A.** External resistance (R<sub>DT</sub>) controls dead time when the DT pin resistor between 1 k $\Omega$  and 300 k $\Omega$  in the

For full topologies flexibility, cross conduction can be allowed both high− and low−side switches conduct at the same time when the DT pin is pulled to  $V_{DD}$  for example, as shown in Figure 57.



**MODE−B**. Overlap is not allowed when the dead time (DT) control mode is activated.

The dead time (DT) between both outputs is set according to: DT (in ns) = 10 x R<sub>DT</sub> (in k $\Omega$ ).

Overlap is allowed for both outputs when the DT pin is pulled to VDD in the **MODE−C**, as shown in Figure 58.





#### **Common Mode Transient Immunity Testing**

Figure 59 is a simplified diagram of the Common Mode Transient Immunity (CMTI) testing configuration.

CMTI is the maximum sustainable common−mode voltage slew rate while maintaining the correct output.

CMTI applies to both rising and falling common−mode voltage edges. CMTI is tested with the transient generator connected between GND and VSSA and VSSB.  $(V_{CM} = 1500 V)$ 



**Figure 59. Common Mode Transient Immunity Test Circuit**

#### **APPLICATION INFORMATION**

This section provides application guidelines when using the NCV51561.

#### **Power Supply Recommendations**

It is important to remember that during the Turn−On of switch the output current to the Gate is drawn from the  $V_{\text{CCA}}$ and  $V_{\text{CCB}}$  supply pins. The  $V_{\text{CCA}}$  and  $V_{\text{CCB}}$  pins should be bypassed with a capacitor with a value of at least ten times the Gate capacitance, and no less than 100 nF and located as close to the device as possible for the purpose of decoupling. A low ESR, ceramic surface mount capacitor is necessary. We recommend using 2 capacitors; a 100 nF ceramic surface−mount capacitor which can be very close to the pins of the device, and another surface−mount capacitor of few microfarads added in parallel.

#### **Input Stage**

The input signal pins (INA, INB, ANB, and ENA/DIS) of the NCV51561 are based on the TTL compatible input–threshold logic that is independent of the  $V_{DD}$  supply voltage. The logic level compatible input provides a typically high and low threshold of 1.6 V and 1.1 V respectively. The input signal pins impedance of the  $NCV51561$  is 200 k $\Omega$  typically and the INA, INB, and ANB pins are pulled to GND pin and ENA/DIS pin pulled to  $V_{DD}$ pin for an ENABLE mode as shown in Figure 60. Conversely, ENA/DIS pin pulled to GND pin for the DISABLE version. It is recommended that ENA/DIS pin should be tie to  $V_{DD}$  or GND pins for ENABLE and DISABLE versions respectively if the ENA/DIS pin is not used to achieve better noise immunity because the ENA/DIS pin is quite responsive, as far as propagation delay and other switching parameters are concerned.

An RC filter is recommended to be added on the input signal pins to reduce the impact of system noise and ground bounce, the time constant of the RC filter. Such a filter should use an  $R_{IN}$  in the range of 0  $\Omega$  to 100  $\Omega$  and a  $C_{IN}$ between 10 pF and 100 pF. In the example, an  $R_{IN} = 51 \Omega$ and a  $C_{IN}$  = 33 pF are selected, with a corner frequency of approximately 100 MHz. When selecting these components, it is important to pay attention to the trade−off between good noise immunity and propagation delay.



**Figure 60. Schematic of Input Stage**

#### **Output Stage**

The output driver stage of the NCV51561 features a pull up structure and a pull down structure.

The pull up structure of the NCV51561 consists of a PMOS stage ensuring to pull all the way to the  $V_{CC}$  rail. The pull down structure of the NCV51561 consists of a NMOS device as shown in Figure 61.

The output impedance of the pull up and pull down switches shall be able to provide about +4.5 A and −9 A peak currents typical at  $25^{\circ}$ C and the minimum sink and source peak currents at  $125^{\circ}$ C are  $-7$  A sink and  $+2.6$  A source.



**Figure 61. Schematic of Output Stage**

#### **Consideration of Driving Current Capability**

Peak source and sink currents  $(I_{\text{SOURCE}})$ , and  $I_{\text{SINK}}$ capability should be larger than average current  $(I<sub>G, AV</sub>)$  as shown in Figure 62.



**Figure 62. Definition of Current Driving Capability**

The approximate maximum gate charge  $Q<sub>G</sub>$  that can be switched in the indicated time for each driver current rating may be calculate: Needed driver current ratings depend on what gate charge  $Q_G$  must be moved in what switching time tSW−ON/OFF because average gate current during switching is  $I_G$ .

$$
I_{G.AV} = \frac{Q_G}{t_{SW,ON/OFF}}
$$
 (eq. 1)

The approximate gate driver source and sink peak currents can be calculated as below equations

*At turn−on (Sourcing current)*

$$
I_{\text{SOURCE}} \ge 1.5 \times \frac{Q_{\text{G}}}{t_{\text{SW,ON}}} \tag{eq. 2}
$$

*At turn−off (Sinking current)*

$$
I_{\text{SINK}} \ge 1.5 \times \frac{Q_{\text{G}}}{t_{\text{SWOFF}}} \tag{eq.3}
$$

where,

 $Q_G$  = Gate charge at  $V_{GS}$  =  $V_{CC}$  $t_{SW, ON/OFF}$  = Switch On / Off time 1.5 = empirically determined factor

(Influenced by  $I_{G,AV}$  vs. I<sub>DRV</sub>, and circuit parasitic)

#### **Consideration of Gate Resistor**

The gate resistor is also sized to reduce ringing voltage by parasitic inductances and capacitances. However, it limits the current capability of the gate driver output. The limited current capability value induced by turn−on and off gate resistors can be obtained with below equation.

$$
I_{\text{SOWRCE}} = \frac{V_{\text{CC}} - V_{\text{OH}}}{R_{\text{G,ON}}}
$$

$$
I_{\text{SINK}} = \frac{V_{\text{CC}} - V_{\text{OL}}}{R_{\text{G,OFF}}}
$$
(eq. 4)

where:

ISOURCE: Source peak current I<sub>SINK</sub>: Sink peak current. V<sub>OH</sub>: High level output voltage drop V<sub>OL</sub>: Low level output voltage drop

#### **Application Circuits with Output Stage Negative Bias**

SiC MOSFET unique operating characteristics need to be carefully considered to fully benefits from SiC characteristics. The gate driver needs to be capable of providing  $+20$  V and  $-2$  V to  $-5$  V negative bias with minimum output impedance and high current capability.

When parasitic inductances are introduced by non−ideal PCB layout and long package leads (e.g. TO−220 and TO−247 type packages), there could be ringing in the gate−source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn−on and even shoot−through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Negative voltage can improve the noise tolerance of SiC MOSFET to suppress turning it unintentionally. The negative gate−source voltage makes the capacitance of Cgd becoming lower, which can reduce the ringing voltage.

Below are a few examples of implementing negative gate drive bias. The first example with negative bias with two isolated−bias power supplies as shown in Figure 63. Power supply VHx determines the positive drive output voltage and VLx determines the negative turn−off voltage for each channels. This solution requires more power supplies than the conventional bootstrapped power supply example; however, it provides more flexibility when setting the positive, VHx, and negative, VLx, rail voltages.



#### **Figure 63. Negative Bias with Two Isolated−Bias Power Supplies**

Figure [64](#page-28-0) shows another example with negative bias turn−off on the gate driver using a Zener diode on an isolated power supply. The negative bias set by the voltage of Zener diode. For example, if the isolated power supply, VHx for

<span id="page-28-0"></span>each channels, the turn−off voltage will be –5.1 V and turn–on voltage will be 20 V – 5.1 V  $\approx$  15 V.



**Figure 64. Negative Bias with Zener Diode on Single Isolated−Bias Power Supply**

Moreover, this configuration could easily be changed negative bias by a using different Zener diode with the same 20 V isolated power supply. This configuration needs two isolated power supplies for a half−bridge configuration, but this scheme is very simple.

However, it has the disadvantage of having a steady state power consumption from  $R_{Zx}$ . Therefore, one should be careful in selecting the  $R_{Zx}$  values. It is recommended that  $R_{Zx}$  allow the minimal current flow to stabilize the Zener clamping voltage (e.g.  $I_Z$ : 5 mA~10 mA).

Typical recommended values are in the few  $k\Omega$  range (e.g.  $1 \text{ k}\Omega$  ~2 k $\Omega$ ) of SiC MOSFETs application.

#### **Experimental Results**

Figure 65 show the experimental results of the negative bias with Zener diode on single isolated power supply of the NCV51561 for SiC MOSFET gate drive application. The examples were design to have a +15 V and  $-5.1$  V drive power supply referenced to the device source by using the 20 V isolated power supply.



CH1: INPUT [2V/div], and CH2: OUTPUT [5 V/div]



#### **PCB Layout Guideline**

To improve the switching characteristics and efficiency of design, the following should be considered before beginning a PCB layout.

#### *Component Placement*

- Keep the input/output traces as short as possible.
- Minimize influence of the parasitic inductance and capacitance on the layout. (To maintain low signal−path inductance, avoid using via.)
- Placement and routing for supply bypass capacitors for  $V<sub>DD</sub>$  and  $V<sub>CC</sub>$ , and gate resistors need to be located as close as possible to the gate driver.
- The gate driver should be located switching device as close as possible to decrease the trace inductance and avoid output ringing.

#### *Grounding Consideration*

- Have a solid ground plane underneath the high−speed signal layer.
- Have a solid ground plane next to VSSA and VSSB pins with multiple VSSA and VSSB vias to reduce the parasitic inductance and minimize the ringing on the output signals.

#### *High−Voltage (VISO) Consideration*

 To ensure isolation performance between the primary and secondary side, any PCB traces or copper should be not placed under the driver device as shown in Figure 66. A PCB cutout is recommended to avoid contamination that may impair the isolation performance of NCV51561.



**Figure 66. Recommended Layer Stack**

Figure [67](#page-29-0) shows the printed circuit board layout of NCV51561 evaluation board.

<span id="page-29-0"></span>

(a) Top & Bottom View



(b) Top View



(c) Bottom View **Figure 67. Printed Circuit Board**

#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*Option on demand.

# **nsemi**

DATE 08 OCT 2021







**GENERIC**



**NOTES** 

 $\mathbf{1}$ 

 $3.$ 

4.

 $\overline{\mathbf{5}}$ .

**SOIC−16 WB** CASE 751G ISSUE E









DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION.

ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

2. CONTROLLING DIMENSION: MILLIMETERS



#### **MARKING DIAGRAM\*** 16日日日日日日日 **XXXXXXXXXXX XXXXXXXXXX** AWLYYWWG ⌒ U U U H  $1$ Н H XXXXX = Specific Device Code A = Assembly Location WL = Wafer Lot<br>YY = Year YY = Year<br>WW = Work

- = Work Week G = Pb−Free Package
- \*This information is generic. Please refer to device data sheet for actual part marking. device data sneet for actual part marκing.<br>Pb−Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.



onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.<br>A listing of **onsemi**'s product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

#### **TECHNICAL SUPPORT North American Technical Support:**

**onsemi Website:** www.onsemi.com

**Email Requests to:** orderlit@onsemi.com

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:** Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative