

# 3.3-V LDO AND DUAL SWITCH FOR USB PERIPHERAL POWER MANAGEMENT

# FEATURES

- Complete Power Management Solution for USB Bus-Powered Peripherals
- 3.3-V 200 mA Low-Dropout Voltage Regulator With Enable
- 3.3-V 340-mΩ (Typ) High-Side MOSFET
- 5-V 340-mΩ (Typ) High-Side MOSFET
- Independent Thermal- and Short-Circuit Protection for LDO and Each Switch
- 2.9-V to 5.5-V Operating Range
- CMOS- and TTL-Compatible Enable Inputs
- 75-µA (Typ) Supply Current
- Available in 8-Pin MSOP (PowerPAD<sup>TM</sup>)
- –40°C to 85°C Ambient Temperature Range

# **APPLICATIONS**

- USB Peripherals
  - Digital Cameras
  - Zip Drives
  - Speakers and Headsets

# DESCRIPTION

The TPS2148 incorporates two power distribution switches and an LDO in one small package, providing a USB peripheral power management solution that saves up to 60% in board space over typical implementations.


The TPS2148 meets USB 2.0 bus-powered peripheral requirements. An integrated LDO regulates the 5-V bus power down to 3.3 V for the USB controller, and a MOSFET switch that is internally connected to the output of the LDO simplifies meeting the suspend and enumeration current requirements imposed by the USB specification.

A second switch is available to support a downstream port, stage power to a second voltage regulator, or disable power to selected circuitry in power-save modes.

Each power-distribution switch is capable of supplying 200 mA of continuous current, and the independent logic enables are compatible with 5-V logic and 3-V logic. The switches and the LDO are designed with controlled rise times and fall times to minimize current surges.

The TPS2148 has active-low enables while the TPS2158 has active-high enables.

# LDO and dual switch family selection guide and schematics





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.



T	Ρ	S	21	4	8	
T	Ρ	S	21	5	58	

	AVAILABLE OPTIONS	6			
		PACKAGE	PACKAGED DEVICES		
Τ <sub>Α</sub>	DESCRIPTION	AND PIN COUNT	ACTIVE LOW (SWITCH)	ACTIVE HIGH (SWITCH)	
	Adjustable LDO with LDO enable	TSSOP-14	TPS2145IPWP	TPS2155IPWP	
	3.3-V fixed LDO	MSOP-10	TPS2147IDGQ	TPS2157IDGQ	
$-40^{\circ}C$ to $85^{\circ}C$	3.3-V Fixed LDO with LDO enable and LDO output switch	MSOP-8	TPS2148IDGN	TPS2158IDGN	
	3.3-V Fixed LDO, shared input with switches	MSOP-8	TPS2149IDGN	TPS2159IDGN	

NOTE: All options available taped and reeled. Add an R suffix (e.g. TPS2145IPWPR)



<sup>†</sup> Pins 7 and 8 are active high for TPS2158.

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Input voltage range: V <sub>I(VIN/SWIN1)</sub> , V <sub>I(ENx)</sub> , V <sub>I(LDO_EN)</sub> Output voltage range: V <sub>O(OUTx)</sub> , V <sub>O(LDO_OUT)</sub> , V <sub>O(OCx)</sub>	–0.3 V to 6 V
Continuous output current, IO(OUT), IO(LDO_OUT)	
Continuous total power dissipation	. See Dissipation Rating Table
Operating virtual-junction temperature range, T <sub>J</sub>	–40°C to 110°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	
Electrostatic discharge (ESD) protection: Human body model	2 kV
Charged device model (CDM)	1 kV

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltages are with respect to GND.

DISSIPATION RATING TABLE								
PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING				
MSOP8	1455.5 mW	17.1 mW/°C	684.9 mW	428.08 mW				



SLVS373 - AUGUST 2001

## recommended operating conditions

		MIN	MAX	UNIT
	VI(VIN/SWIN1)	2.9	5.5	
Input voltage	VI(ENx)	0	5.5	V
	VI(LDO_EN)	0	5.5	
Continuous output ourrest la	LDO_OUT		200	
Continuous output current, IO	OUT1, OUT2		150	mA
	LDO_OUT	275	550	
Output current limit, IO(LMT)	OUT1, OUT2	200	400	mA
Operating virtual-junction temperature	range, Tյ	-40	100	°C

# electrical characteristics over recommended operating junction-temperature range, 2.9 V $\leq$ V<sub>I(VIN/SWIN1)</sub> $\leq$ 5.5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

### general

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Off-state supply current		$ \begin{array}{l} V_{I}(\overline{ENx}) = 5 \ V \ (inactive), \\ V_{I}(LDO\_EN) = 0 \ V \ (inactive), \\ V_{O}(LDO\_OUT) = no \ load, \\ V_{O}(OUTx) = no \ load \end{array} $			20	μΑ
	Forward leakage current	VI(VIN/SWIN1) = 5 V V V V (r	$V_{I}(\overline{ENx}) = 5 V (inactive),$ $V_{I}(LDO_EN) = 0 V (inactive),$ $VO(LDO_OUT) = 0 V,$ VO(OUTx) = 0 V (measured from outputs to ground)			1	μΑ
			$V_{I(LDO_EN)} = 5 V (active),$ $V_{I(ENx)} = on (active)$			150	μΑ
I	Total input current at VIN/SWIN1 and SWIN2	VI(VIN/SWIN1) = 5 V, No load on OUTx, No load on LDO OUT	$V_{I(LDO_EN)} = 0 V \text{ (inactive)}, V_{I(ENx)} = \text{ on (active)}$			100	μΑ
			$V_{I(LDO_EN)} = 5 V (active),$ $V_{I(ENx)} = off (inactive)$			100	μΑ

### power switches

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
_	Static drain-source on-state	$I_O(LDO_OUT) = 50 mA,$ IOUT1 and IOUT2 = 150	mA, $T_J = -40^{\circ}C$ to $100^{\circ}C$			680	
<sup>r</sup> DS(on)	resistance, VIN/SWIN1 or SWIN2 to OUTx	IO(LDO_OUT) = 50 mA, IOUT1 and IOUT2 = 150	mA, Τ <sub>J</sub> = 25°C		340		mΩ
			$V_{I}(\overline{ENx}) = 5 V, V_{I}(ENx) = 0 V,$ $V_{I}(VIN/SWIN1) = 5 V$			10	
l <sub>lkg</sub> (R)	Reverse leakage current at OUTx	$V_{O(OUTx)} = 5 V,$ LDO_EN = don't care	$V_{I}(\overline{ENx}) = 5 \text{ V}, V_{I}(ENx) = 0 \text{ V},$ $V_{I}(VIN/SWIN1) = 2.9 \text{ V}$			10	μΑ
		$V_{I}(\overline{ENx}) = 5 V, V_{I}(ENx) = 0 V,$ $V_{I}(VIN/SWIN1) = 0 V$				10	
los	Short circuit output current	OUTx connected to GNE	), device enabled into short circuit	0.2		0.4	A

NOTE 1: Specified by design, not tested in production.



SLVS373 - AUGUST 2001

# electrical characteristics over recommended operating junction-temperature range, 2.9 V $\leq$ V<sub>I(VIN/SWIN1)</sub> $\leq$ 5.5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

## timing parameters, power switches

	PARAMETER	TEST CO	NDITIONS	MIN	TYP MAX	UNIT
	Turner time OUT would be (as Note 1)	$C_L = 100 \ \mu F$	D. 22.0	0.5	6	
ton	Turnon time, OUTx switch, (see Note 1)	CL = 1 μF	R <sub>L</sub> = 33 Ω	0.1	3	
		C <sub>L</sub> = 100 μF	<b>D</b> 00.0	5.5	10	
toff	Turnoff time, OUTx switch (see Note 1)	$C_L = 1 \ \mu F$	RL = 33 Ω	0.05	2	ms
		$C_L = 100 \ \mu F$	<b>D</b> 00.0	0.5	5	
t <sub>r</sub>	Rise time, OUTx switch (see Note 1)	C <sub>L</sub> = 1 μF	R <sub>L</sub> = 33 Ω	0.1	2	
		CL = 100 μF	<b>D</b> 00.0	5.5	9	
t <sub>f</sub>	Fall time, OUTx switch (see Note 1)	CL = 1 μF	R <sub>L</sub> = 33 Ω	0.05	1.2	

NOTE 1. Specified by design, not tested in production.

#### undervoltage lockout at VIN/SWIN1

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO Threshold		2.2		2.85	V
Hysteresis (see Note 1)			260		mV
Deglitch (see Note 1)		50			μs

NOTE 1. Specified by design, not tested in production.

#### undervoltage lockout at switch 2

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO Threshold		2.2		2.85	V
Hysteresis (see Note 1)			260		mV
Deglitch (see Note 1)		50			μs

NOTE 1. Specified by design, not tested in production.



SLVS373 - AUGUST 2001

electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I</sub>(VIN/SWIN1)  $\leq$  5.5 V, V<sub>I</sub>(ENx) = 0 V, V<sub>I</sub>(LDO\_EN) = 5 V, C<sub>L</sub>(LDO\_OUT) = 10  $\mu$ F, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

### 3.3 V LDO

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
VO	Output voltage, dc	VI(VIN/SWIN1) = 4.25 V to 5.25 V, IO(LDO_OUT) = 0.5 mA to 200 mA	3.20	3.3	3.40	V
	Dropout voltage	$V_{I}(VIN/SWIN1) = 3.2 V, I_{O} = 200 mA, I_{O}(OUT) = 150 mA$			0.35	V
	Line regulation voltage (see Note 1)	VI(VIN/SWIN1) = 4.25 V to 5.25 V, IO(LDO_OUT) = 5 mA			0.1	%/V
	Load regulation voltage (see Note 1)	$V_{I}(VIN/SWIN1) = 4.25 V, I_{O}(LDO_OUT) = 5 mA to 200 mA$		0.4	1%	
IOS	Short-circuit current limit	VI(VIN/SWIN1) = 4.25 V, LDO_OUT connected to GND	0.275	0.33	0.55	А
	Reverse leakage current into	$V_{O(LDO_OUT)} = 3.3 \text{ V}, V_{I(VIN/SWIN1)} = 0 \text{ V},$ $V_{I(LDO_EN)} = 0 \text{ V}$		10		μΑ
l <sub>lkg</sub> (R)	LDO_OUT	$V_{O(LDO_OUT)} = 5.5 \text{ V}, V_{I(VIN/SWIN1)} = 2.7 \text{ V},$ $V_{I(LDO_EN)} = 0 \text{ V}$		10		μΑ
	Power supply rejection	$ \begin{array}{l} f=1 \text{ kHz, } C_{L(LDO\_OUT)}=4.7  \mu\text{F},  \text{ESR}=0.25  \Omega,  \text{I}_{O}=5  \text{mA},  \text{V}_{I}(\text{VIN/SWIN1})\text{p-p}=100  \text{mV} \end{array} $		50		dB
ton	Turnoff time, LDO_EN transitioning low (see Note 1)	R <sub>L</sub> = 16 Ω, C <sub>L(LDO_OUT)</sub> = 10 μF	0.25		1	ms
toff	Turnon time, LDO_EN transitioning high (see Note 1)	R <sub>L</sub> = 16 Ω, C <sub>L(LDO_OUT)</sub> = 10 μF	0.1		1	ms
	Ramp-up time, LDO_OUT (0% to 90%)	$V_{I(LDO\_EN)} = 5$ V, VIN ramping up from 10% to 90% in 0.1 ms, R <sub>L</sub> = 16 $\Omega$ , C <sub>L(LDO_OUT)</sub> = 10 $\mu$ F	0.1		1	ms

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTE 1. Specified by design, not tested in production.



SLVS373 - AUGUST 2001

electrical characteristics over recommended operating junction-temperature range, 2.9 V  $\leq$  V<sub>I(VIN/SWIN1)</sub>  $\leq$  5.5 V, 2.9 V  $\leq$  V<sub>I(SWIN2)</sub>  $\leq$  5.5 V, V<sub>I(ENx)</sub> = 0 V, V<sub>I(LDO\_EN)</sub> = 5 V, T<sub>J</sub> = -40°C to 100°C (unless otherwise noted)

### enable input, ENx (active low)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
Ц	Input current, pullup (source)	$V_{I(ENx)} = 0 V$			5	μA

#### enable input, ENx (active high)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage		2			V
$V_{IL}$	Low-level input voltage				0.8	V
Ц	Input current, pulldown (sink)	$V_{I(ENx)} = 5 V$			5	μA

#### enable input, LDO\_EN (active high)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
Ц	Input current, pulldown	$V_{I(LDO_EN)} = 5 V$			5	μΑ
	Falling-edge deglitch (see Note 1)		50			μs


NOTE 1. Specified by design, not tested in production.

### thermal shutdown characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
First thermal shutdown (shuts down switch or regulator in overcurrent)	Occurs at or above specified temperature when overcurrent is present.	120				
Recovery from thermal shutdown	110			<b></b>		
Second thermal shutdown (shuts down all switches and regulator)	Occurs on rising temperature, irrespective of overcurrent.	155			°C	
Second thermal shutdown hysteresis			10			



# **TPS2148** functional block diagram



## **Terminal Functions**

TERMINAL								
NAME	NO.		I/O	DESCRIPTION				
NAME	TPS2148	TPS2158						
EN1		8	Ι	Logic level enable to transfer power to OUT1				
EN1	8							
EN2		7	Ι	Logic level enable to transfer power to OUT2				
EN2	7							
GND	5	5		Ground				
LDO_EN	6	6	Ι	Logic level LDO enable. Active high.				
LDO_OUT	3	3	0	LDO output				
OUT1	1	1	0	Switch 1 output				
OUT2	4	4		Switch 2 output				
VIN/SWIN1	2	2	Ι	Input for LDO and switch 1; device supply voltage				



### detailed description

### VIN/SWIN1

The VIN/SWIN1 serves as the input to the internal LDO and as the input to one N-channel MOSFET. The 3.3-V LDO has a dropout voltage of 0.35 V and is rated for 200 mA of continuous current. The power switch is an N-channel MOSFET with a maximum on-state resistance of 580 m $\Omega$ . Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch is rated at 150 mA, continuous current. VIN/SWIN1 must be connected to a voltage source for device operation.

### OUTx

OUT1 and OUT2 are the outputs from the internal power-distribution switches.

### LDO\_OUT

LDO\_OUT is the output of the internal 200-mA LDO. It is also the input to a second power switch. This power switch in an N-channel MOSFET with a maximum on-state resistance of 580 m $\Omega$ . Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch is rated at 150 mA, continuous current.

#### LDO\_EN

The active high input, LDO\_EN, is used to enable the internal LDO and is compatible with TTL and CMOS logic.

### enable (ENx, ENx)

The logic enable disables the power switch. Both switches have independent enables and are compatible with both TTL and CMOS logic.

#### current sense


A sense FET monitors the current supplied to the load. Current is measured more efficiently by the sense FET than by conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

#### thermal sense

A dual-threshold thermal trip is implemented to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 120°C, the internal thermal sense circuitry determines which power switch is in an overcurrent condition and turns off that switch, thus isolating the fault without interrupting operation of the adjacent power switch. Because hysteresis is built into the thermal sense, the switch turns back on after the device has cooled approximately 10 degrees. The switch continues to cycle off and on until the fault is removed.

#### undervoltage lockout


A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2.5 V, a control signal turns off the power switch.








SLVS373 - AUGUST 2001



**TYPICAL CHARACTERISTICS** 




# **TYPICAL CHARACTERISTICS**






# **TYPICAL CHARACTERISTICS**





# **TYPICAL CHARACTERISTICS**



TEXAS INSTRUMENTS www.ti.com

## **APPLICATION INFORMATION**




Figure 17. Example of a Peripheral Design With TPS2148

#### external capacitor requirements on power lines

A ceramic bypass capacitor (0.01- $\mu$ F to 0.1- $\mu$ F) between VIN/SWIN1 and GND, close to the device, is recommended to improve load transient response and noise rejection.

A bulk capacitor (4.7- $\mu$ F) between VIN/SWIN1 and GND is also recommended, especially if load transients in the hundreds of milliamps with fast rise times are anticipated.

A 66- $\mu$ F bulk capacitor is recommended from OUTx to ground, especially when the output load is heavy. This precaution helps reduce transients seen on the power rails. Additionally, bypassing the outputs with a 0.1- $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

#### LDO output capacitor requirements

Stabilizing the internal control loop requires an output capacitor connected between LDO\_OUT and GND. The minimum recommended capacitance is a 4.7  $\mu$ F with an ESR value between 200 m $\Omega$  and 10  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the ESR requirements.

#### overcurrent

A sense FET is used to measure current through the device. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current. Complete shut down occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output is shorted before the device is enabled or before VIN has been applied. The TPS2148 and TPS2158 sense the short and immediately switches to a constant-current output.

In the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents may flow for a very short time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The TPS2148 and TPS2158 are capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.



# **APPLICATION INFORMATION**

#### power dissipation and junction temperature

The main source of power dissipation for the TPS2148 and TPS2158 comes from the internal voltage regulator and the N-channel MOSFETs. Checking the power dissipation and junction temperature is always a good design practice and it starts with determining the  $r_{DS(on)}$  of the N-channel MOSFET according to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from the graphs shown in the Typical Characteristics section of this data sheet. Using this value, the power dissipation per switch can be calculated using:

$$\mathsf{P}_{\mathsf{D}} = \mathsf{r}_{\mathsf{DS}(\mathsf{on})} \times \mathsf{I}^2 \tag{1}$$

Multiply this number by two to get the total power dissipation coming from the N-channel MOSFETs.

The power dissipation for the internal voltage regulator is calculated using:

$$P_{D} = \left( V_{I} - V_{O(min)} \right) \times I_{O}$$
<sup>(2)</sup>

The total power dissipation for the device becomes:

$$P_{D(total)} = P_{D(voltage regulator)} + \left(2 \times P_{D(switch)}\right)$$
(3)

Finally, calculate the junction temperature:

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A}$$
<sup>(4)</sup>

Where:

T<sub>A</sub> = Ambient Temperature °C

 $R_{\theta JA}$  = Thermal resistance °C/W, equal to inverting the derating factor found on the power dissipation table in this datasheet.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.



11 02100

# **APPLICATION INFORMATION**

#### thermal protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS2148 and TPS2158 into constant-current mode at first, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to high levels.

The protection circuit senses the junction temperature of the switch and shuts it off. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.

The TPS2148 and TPS2158 implement a dual thermal trip to allow fully independent operation of the power distribution switches. In an overcurrent or short-circuit condition the junction temperature will rise. Once the die temperature rises to approximately 120°C, the internal thermal sense circuitry checks which power switch is in an overcurrent condition and turns that power switch off, thus isolating the fault without interrupting operation of the adjacent power switch. Should the die temperature exceed the first thermal trip point of 120°C and reach 155°C, the device will turn off.

#### undervoltage lockout (UVLO)

An undervoltage lockout ensures that the device (LDO and switches) is in the off state at power up. The UVLO will also keep the device from being turned on until the power supply has reached the start threshold (see undervoltage lockout table), even if the switches are enabled. The UVLO will also be activated whenever the input voltage falls below the stop threshold as defined in the undervoltage lockout table. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switches before input power is removed. Upon reinsertion, the power switches will be turned on with a controlled rise time to reduce EMI and voltage overshoots.

#### universal serial bus (USB) applications

The universal serial bus (USB) interface is a multiplexed serial bus operating at either 12 Mb/s, or 1.5 Mb/s for USB 1.1, or 480 Mb/s for USB 2.0. The USB interface is designed to accommodate the bandwidth required by PC peripherals such as keyboards, printers, scanners, and mice. The four-wire USB interface was conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub or across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

The TPS2148 and TPS2158 are well suited for USB peripheral applications.



# **APPLICATION INFORMATION**

#### **USB** power distribution requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
- Current-limit downstream ports
- Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44  $\Omega$  and 10  $\mu$ F)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA

#### **USB** applications

Figure 17 shows the TPS2148 being used in a USB bus-powered peripheral design. The internal 3.3-V LDO is used to provide power for the USB function controller as well as to the 1.5-k $\Omega$  pullup resistor.

Switch 1 provides power to the 5-V circuitry which is only enabled after enumeration is complete to ensure meeting the 100-mA USB power up requirement. Switch 2 provides power to the 3.3-V circuitry. Switch 2 is also enabled only after enumeration is complete to satisfy the 100 mA requirement.





10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2148IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXB	Samples
TPS2158IDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXC	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# **GENERIC PACKAGE VIEW**

# PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

**DGN 8** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






4225482/A

# **DGN0008D**

# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

# **DGN0008D**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



# DGN0008D

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated